OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [rtl/] [vlib/] [simlib/] [simbus.vhd] - Blame information for rev 2

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 wfjm
-- $Id: simbus.vhd 314 2010-07-09 17:38:41Z mueller $
2
--
3
-- Copyright 2007-2010 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
4
--
5
-- This program is free software; you may redistribute and/or modify it under
6
-- the terms of the GNU General Public License as published by the Free
7
-- Software Foundation, either version 2, or at your option any later version.
8
--
9
-- This program is distributed in the hope that it will be useful, but
10
-- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
11
-- or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
12
-- for complete details.
13
--
14
------------------------------------------------------------------------------
15
-- Package Name:   simbus
16
-- Description:    Global signals for support control in test benches
17
--
18
-- Dependencies:   -
19
-- Tool versions:  xst 8.1, 8.2, 9.1, 9.2, 11.4; ghdl 0.18-0.25
20
-- Revision History: 
21
-- Date         Rev Version  Comment
22
-- 2010-04-24   282   1.1    add SB_(VAL|ADDR|DATA)
23
-- 2008-03-24   129   1.0.1  use 31 bits for SB_CLKCYCLE
24
-- 2007-08-27    76   1.0    Initial version 
25
------------------------------------------------------------------------------
26
 
27
library ieee;
28
use ieee.std_logic_1164.all;
29
 
30
use work.slvtypes.all;
31
 
32
package simbus is
33
 
34
  signal SB_CLKSTOP : slbit := '0';             -- global clock stop
35
  signal SB_CLKCYCLE : slv31 := (others=>'0');  -- global clock cycle
36
  signal SB_CNTL : slv16 := (others=>'0');      -- global signals tb -> uut
37
  signal SB_STAT : slv16 := (others=>'0');      -- global signals uut -> tb
38
  signal SB_VAL : slbit := '0';                 -- init bcast valid
39
  signal SB_ADDR : slv8 := (others=>'0');       -- init bcast address
40
  signal SB_DATA : slv16 := (others=>'0');      -- init bcast data
41
 
42
  -- Note: SB_CNTL, SB_VAL, SB_ADDR, SB_DATA can have weak ('L','H') and
43
  --       strong ('0','1') drivers. Therefore always remove strenght before
44
  --       using, e.g. with to_x01()
45
 
46
end package simbus;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.