OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [rtl/] [vlib/] [simlib/] [simbus.vhd] - Blame information for rev 40

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 37 wfjm
-- $Id: simbus.vhd 805 2016-09-03 08:09:52Z mueller $
2 2 wfjm
--
3 37 wfjm
-- Copyright 2007-2016 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
4 2 wfjm
--
5
-- This program is free software; you may redistribute and/or modify it under
6
-- the terms of the GNU General Public License as published by the Free
7
-- Software Foundation, either version 2, or at your option any later version.
8
--
9
-- This program is distributed in the hope that it will be useful, but
10
-- WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
11
-- or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
12
-- for complete details.
13
--
14
------------------------------------------------------------------------------
15
-- Package Name:   simbus
16
-- Description:    Global signals for support control in test benches
17
--
18
-- Dependencies:   -
19 37 wfjm
-- Tool versions:  xst 8.2-14.7; viv 2016.2; ghdl 0.18-0.33
20 2 wfjm
-- Revision History: 
21
-- Date         Rev Version  Comment
22 37 wfjm
-- 2016-09-02   805   2.1    rename SB_CLKSTOP > SB_SIMSTOP; init with 'L'
23
-- 2011-12-23   444   2.0    remove global clock cycle signal SB_CLKCYCLE
24 2 wfjm
-- 2010-04-24   282   1.1    add SB_(VAL|ADDR|DATA)
25
-- 2008-03-24   129   1.0.1  use 31 bits for SB_CLKCYCLE
26
-- 2007-08-27    76   1.0    Initial version 
27
------------------------------------------------------------------------------
28
 
29
library ieee;
30
use ieee.std_logic_1164.all;
31
 
32
use work.slvtypes.all;
33
 
34
package simbus is
35
 
36 37 wfjm
  signal SB_SIMSTOP : slbit := 'L';             -- global simulation stop
37
  signal SB_CNTL : slv16 := (others=>'L');      -- global signals tb -> uut
38 2 wfjm
  signal SB_STAT : slv16 := (others=>'0');      -- global signals uut -> tb
39 37 wfjm
  signal SB_VAL : slbit := 'L';                 -- init bcast valid
40
  signal SB_ADDR : slv8 := (others=>'L');       -- init bcast address
41
  signal SB_DATA : slv16 := (others=>'L');      -- init bcast data
42 2 wfjm
 
43 37 wfjm
  -- Note: SB_SIMSTOP, SB_CNTL, SB_VAL, SB_ADDR, SB_DATA can have weak
44
  --       ('L','H') and strong ('0','1') drivers. Therefore always remove
45
  --       strenght before using, e.g. with to_x01()
46 2 wfjm
 
47
end package simbus;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.