OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [rtl/] [vlib/] [xlib/] [tb/] [Makefile] - Blame information for rev 40

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 35 wfjm
# $Id: Makefile 733 2016-02-20 12:24:13Z mueller $
2
#
3
#  Revision History:
4
# Date         Rev Version  Comment
5
# 2014-07-27   545   1.1.1  make reference board configurable via XTW_BOARD
6
# 2011-08-13   405   1.1    use includes from rtl/make
7
# 2010-11-07   337   1.0    Initial version
8
#
9
EXE_all  = tb_dcm_sfs
10
#
11
# reference board for test synthesis is Spartan-6 based Nexys3
12
ifndef XTW_BOARD
13
  XTW_BOARD=nexys3
14
endif
15
include ${RETROBASE}/rtl/make_ise/xflow_default_$(XTW_BOARD).mk
16
#
17
.PHONY : all all_ssim all_tsim clean
18
#
19
all      : $(EXE_all)
20
all_ssim : $(EXE_all:=_ssim)
21
all_tsim : $(EXE_all:=_tsim)
22
#
23
clean : ise_clean ghdl_clean isim_clean
24
#
25
#-----
26
#
27
include ${RETROBASE}/rtl/make_ise/generic_ghdl.mk
28
include ${RETROBASE}/rtl/make_ise/generic_isim.mk
29
include ${RETROBASE}/rtl/make_ise/generic_xflow.mk
30
#
31
VBOM_all = $(wildcard *.vbom)
32
#
33
ifndef DONTINCDEP
34
include $(VBOM_all:.vbom=.dep_xst)
35
include $(VBOM_all:.vbom=.dep_ghdl)
36
include $(VBOM_all:.vbom=.dep_isim)
37
include $(wildcard *.o.dep_ghdl)
38
endif
39
#

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.