OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [rtl/] [w11a/] [tb/] [Makefile.ise] - Blame information for rev 38

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 36 wfjm
# -*- makefile-gmake -*-
2
# $Id: Makefile.ise 757 2016-04-02 11:19:06Z mueller $
3 35 wfjm
#
4
#  Revision History:
5
# Date         Rev Version  Comment
6
# 2014_12_26   621   1.4.2  use tbrun_tbw for check_* targets
7
# 2014-07-27   545   1.4.1  make reference board configurable via XTW_BOARD
8
# 2011-08-13   405   1.4    use includes from rtl/make
9
# 2010-12-30   351   1.3    retire tb_rripdp_pdp11core tb_rriext_pdp11core
10
# 2009-11-22   252   1.2    add ISim support
11
# 2007-09-16    83   1.1.1  add include *.o.dep_ghdl
12
# 2007-07-06    64   1.1    use vbom's
13
# 2007-06-17    58   1.0    Initial version
14
#
15
EXE_all  = tb_pdp11core
16
EXE_all += tb_rlink_tba_pdp11core
17
#
18
# default reference board for test synthesis is Spartan-6 based Nexys3
19
ifndef XTW_BOARD
20
  XTW_BOARD=nexys3
21
endif
22
include ${RETROBASE}/rtl/make_ise/xflow_default_$(XTW_BOARD).mk
23
 
24
#
25
.PHONY : all all_ssim all_tsim clean
26
#
27
all      : $(EXE_all)
28
all_ssim : $(EXE_all:=_ssim)
29
all_tsim : $(EXE_all:=_tsim)
30
#
31
clean : ise_clean ghdl_clean isim_clean
32
#
33
#-----
34
#
35
include ${RETROBASE}/rtl/make_ise/generic_ghdl.mk
36
include ${RETROBASE}/rtl/make_ise/generic_isim.mk
37
include ${RETROBASE}/rtl/make_ise/generic_xflow.mk
38
#
39
VBOM_all = $(wildcard *.vbom)
40
#
41
ifndef DONTINCDEP
42
include $(VBOM_all:.vbom=.dep_xst)
43
include $(VBOM_all:.vbom=.dep_ghdl)
44
include $(VBOM_all:.vbom=.dep_isim)
45
include $(wildcard *.o.dep_ghdl)
46
endif
47
#
48
#-----
49
#       time ~/misc_walter/p11_util/bin/pdp11 $*.scmd > $*.simh_raw_log
50
%.simh_log: %.dat
51
        tbdat2simh $*.dat > $*.scmd
52
        time pdp11 $*.scmd > $*.simh_raw_log
53
        simdat_check $*.simh_raw_log > $*.simh_log
54
        grep FAIL  $*.simh_log
55
 
56
check_dsim: tb_pdp11core tb_pdp11core_stim.dat
57
        tbrun_tbw tb_pdp11core || true
58
        @ echo "# diff to reference"
59
        diff tb_pdp11core_out_ref.dat tb_pdp11core_dsim.log
60
 
61
check_ssim: tb_pdp11core_ssim tb_pdp11core_stim.dat
62
        tbrun_tbw tb_pdp11core_ssim || true
63
        @ echo "# diff to reference"
64
        diff tb_pdp11core_out_ref.dat tb_pdp11core_ssim.log
65
 
66
check_simh: tb_pdp11core_stim.simh_log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.