OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [rtl/] [w11a/] [tb/] [tb_rlink_tba_pdp11core_ibdr.dat] - Blame information for rev 40

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 37 wfjm
# $Id: tb_rlink_tba_pdp11core_ibdr.dat 675 2015-05-08 21:05:08Z mueller $
2
#
3
#  Revision History:
4
# Date         Rev Version  Comment
5
# 2015-05-03   674   1.5    start/stop/suspend overhaul
6
# 2014-12-26   621   1.4    adopt wmembe,ribr,wibr testing to new 4k window
7
# 2014-09-27   595   1.3    now for rlink v4 iface
8
# 2014-08-15   583   1.2    rb_mreq addr now 16 bit
9
# 2010-06-18   306   1.1    adapt to new rri<->cp implementation
10
# 2008-03-02   121   1.0.2  test byte access via RRI
11
# 2008-02-24   119   1.0.1  added lah,rps,wps command definition
12
# 2008-01-20   113   1.0    Initial version
13
#
14
.mode rri
15
.wait   5
16
.rlmon  0
17
.rbmon  0
18
.cmax  32
19
#
20
# setup address mnemonics
21
.amclr
22
#
23
# cpu addresses
24
#
25
.amdef conf   0000000000000000
26
.amdef cntl   0000000000000001
27
.amdef stat   0000000000000010
28
.amdef psw    0000000000000011
29
.amdef al     0000000000000100
30
.amdef ah     0000000000000101
31
.amdef mem    0000000000000110
32
.amdef memi   0000000000000111
33
#
34
.amdef r0     0000000000001000
35
.amdef r1     0000000000001001
36
.amdef r2     0000000000001010
37
.amdef r3     0000000000001011
38
.amdef r4     0000000000001100
39
.amdef r5     0000000000001101
40
.amdef sp     0000000000001110
41
.amdef pc     0000000000001111
42
.amdef membe  0000000000010000
43
#
44
# ibus -> ibr mapping: (addr-160000)/2 + 40000
45
#   RKWC: 177406 -> ibr 047603
46
#   RKBA: 177410 -> ibr 047604
47
#   XCSR: 177564 -> ibr 047672
48
#   XBUF: 177566 -> ibr 047673
49
#
50
.amdef RKWC  o"047603"
51
.amdef RKBA  o"047604"
52
.amdef XCSR  o"047672"
53
.amdef XBUF  o"047673"
54
#
55
# setup stat check default
56
.sdef s=00000000
57
#
58
C                                  cmderr
59
C                                  |cmdmerr
60
C                                  ||cpususp
61
C                                  |||cpugo
62
C                                  ||||attention flags set
63
C                                  |||||rbtout
64
C                                  ||||||rbnak
65
C                                  |||||||rberr
66
C                                  ||||||||
67
C                                  00000000
68
C
69
C                      cmd addr    ----stat ------------data  ---check---
70
C
71
C -----------------------------------------------------------------------------
72
C Reset CPU to get defined state
73
#
74
wreg .cntl      o"000004"              -- init  (cpfunc_creset=00100)
75
#
76
C -----------------------------------------------------------------------------
77
C write/read membe register (is 2:0)
78
#
79
wreg .membe       o"000001"             -- set membe   (be=01 stick=0)
80
rreg .membe     d=o"000001"             --   ! membe
81
wreg .membe       o"000006"             -- set membe   (be=10 stick=1)
82
rreg .membe     d=o"000006"             --   ! membe
83
wreg .membe       o"000003"             -- set membe   (be=11 stick=0)
84
rreg .membe     d=o"000003"             --   ! membe
85
#
86
C -----------------------------------------------------------------------------
87
C read/write a ibd register via CPU and RRI (use RK11 RKWC/RKBA [177406/177410])
88
#
89
wreg .al          o"177406"             --#RKWC
90
wreg .memi        o"123456"             -- write RKWC via CPU
91
wreg .memi        o"170707"             -- write RKBA via CPU
92
wreg .al          o"177406"             --
93
rreg .memi      d=o"123456"             -- read  RKWC via CPU
94
rreg .memi      d=o"170707"             -- read  RKBA via CPU
95
#
96
rreg .RKWC      d=o"123456"             -- read  RKWC via RRI
97
rreg .RKBA      d=o"170707"             -- read  RKBA via RRI
98
wreg .RKWC        o"107070"             -- write RKWC via RRI
99
wreg .RKBA        o"106060"             -- write RKBA via RRI
100
#
101
wreg .al          o"177406"             -- #RKWC
102
rreg .memi      d=o"107070"             -- read  RKWC via CPU
103
rreg .memi      d=o"106060"             -- read  RKBA via CPU
104
#
105
C -----------------------------------------------------------------------------
106
C byte read/write a ibd register via RRI (use RK11 RKWC [177406])
107
#
108
wreg .al          o"177406"             --#RKWC
109
wreg .membe       o"000003"             -- set membe
110
rreg .membe     d=o"000003"             --   ! membe
111
wreg .RKWC        o"070070"             -- write RKWC via RRI
112
rreg .mem       d=o"070070"             -- read  RKWC via CPU
113
#
114
wreg .membe       o"000001"             -- set membe (address lower byte)
115
rreg .membe     d=o"000001"             --   ! membe
116
wreg .RKWC        o"000060"             -- write RKWC via RRI
117
rreg .mem       d=o"070060"             -- read  RKWC via CPU
118
#
119
wreg .membe       o"000002"             -- set membe (address upper byte)
120
rreg .membe     d=o"000002"             --   ! membe
121
wreg .RKWC        o"060000"             -- write RKWC via RRI
122
rreg .mem       d=o"060060"             -- read  RKWC via CPU
123
#
124
rreg .membe     d=o"000003"             --   ! membe (wasn't sticky, so 11)
125
wreg .RKWC        o"050050"             -- write RKWC via RRI
126
rreg .mem       d=o"050050"             -- read  RKWC via CPU
127
#
128
wreg .membe       o"000005"             -- set membe (address lower byte, sticky
129
rreg .membe     d=o"000005"             --   ! membe
130
wreg .RKWC        o"000040"             -- write RKWC via RRI
131
rreg .mem       d=o"050040"             -- read  RKWC via CPU
132
rreg .membe     d=o"000005"             --   ! membe (now sticky, stays!)
133
wreg .RKWC        o"000030"             -- write RKWC via RRI
134
rreg .mem       d=o"050030"             -- read  RKWC via CPU
135
#
136
wreg .membe       o"000003"             -- set membe
137
rreg .membe     d=o"000003"             --   ! membe
138
#
139
C -----------------------------------------------------------------------------
140
C test device attention (use DL11 XCSR/XBUF [177564/177566])
141
#
142
rreg .XCSR      d=o"000200"             -- read  XCSR via RRI: XRDY=1
143
rreg .XBUF      d=o"001000"             -- read  XBUF via RRI: RRDY=1,XDONE=0
144
wreg .al          o"177566"             -- #XBUF
145
wreg .mem         o"000123" s=00001000  -- write XBUF via CPU
146
rreg .XCSR      d=o"000000" s=00001000  -- read  XCSR via RRI: XRDY=0
147
rreg .XBUF      d=o"001523" s=00001000  -- read  XBUF via RRI: RRDY=1,XDONE=1
148
rreg .XBUF      d=o"001123" s=00001000  -- read2 XBUF via RRI: RRDY=1,XDONE=0
149
rreg .XCSR      d=o"000200" s=00001000  -- read  XCSR via RRI: XRDY=1
150
attn            d=o"000002" s=00000000  -- read/clean LAM's: lam(1) used by DL11
151
#
152
C -----------------------------------------------------------------------------
153
C finally reset CPU
154
wreg .cntl      o"000004"              -- init  (cpfunc_creset=00100)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.