OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [tools/] [asm-11/] [lib/] [vec_cpucatch_reset.mac] - Blame information for rev 38

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 34 wfjm
; $Id: vec_cpucatch_reset.mac 710 2015-08-31 06:19:56Z mueller $
2
; Copyright 2015- by Walter F.J. Mueller 
3
; License disclaimer see LICENSE_gpl_v2.txt in $RETROBASE directory
4
;
5
; re-write vector catcher for basic cpu interrupts
6
;
7
        mov     #v..iit+2,v..iit ; vec   4
8
        clr     v..iit+2
9
        mov     #v..rit+2,v..rit ; vec  10
10
        clr     v..rit+2
11
;
12
        mov     #v..bpt+2,v..bpt ; vec  14 (T bit; BPT)
13
        clr     v..bpt+2
14
        mov     #v..iot+2,v..iot ; vec  20 (IOT)
15
        clr     v..iot+2
16
        mov     #v..pwr+2,v..pwr ; vec  24 (Power fail, not used)
17
        clr     v..pwr+2
18
        mov     #v..emt+2,v..emt ; vec  30 (EMT)
19
        clr     v..emt+2
20
        mov     #v..trp+2,v..trp ; vec  34 (TRAP)
21
        clr     v..trp+2
22
;
23
        mov     #v..pir+2,v..pir ; vec 240 (PIRQ)
24
        clr     v..pir+2
25
        mov     #v..fpp+2,v..fpp ; vec 244 (FPP)
26
        clr     v..fpp+2
27
        mov     #v..mmu+2,v..mmu ; vec 250 (MMU)
28
        clr     v..mmu+2
29
;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.