URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [tools/] [asm-11/] [lib/] [vec_devcatch.mac] - Blame information for rev 38

Details | Compare with Previous | View Log

Line No.	Rev	Author	Line
1	34	wfjm	`; $Id: vec_devcatch.mac 710 2015-08-31 06:19:56Z mueller $`
2			`; Copyright 2015- by Walter F.J. Mueller`
3			`; License disclaimer see LICENSE_gpl_v2.txt in $RETROBASE directory`
4			`;`
5			`; vector catcher for device interrupts (subset used by w11)`
6			`;`
7			`; w11 device summary from ibdr_maxisys.vhd:`
8			`;`
9			`; ibbase vec pri slot attn sror device name`
10			`; 177560 060 4 7 7 1 3/2 DL11-RX 1st`
11			`; 064 4 6 6 ^ DL11-TX 1st`
12			`; 177550 070 4 3 3 10 4/1 PC11/PTR`
13			`; 074 4 2 2 ^ PC11/PTP`
14			`; 177546 100 6 14 15 - 1/3 KW11-L`
15			`; 172540 104 7 17 - 1/1 KW11-P`
16			`; 174510 120 5 14 9 1/4 DEUNA`
17			`; 174400 160 5 12 12 5 2/2 RL11`
18			`; 177514 200 4 1 1 8 4/2 LP11`
19			`; 177400 220 5 11 11 4 2/3 RK11`
20			`; 172520 224 5 10 10 7 2/4 TM11`
21			`; 176700 254 5 13 13 6 2/1 RHRP`
22			`; 177500 260 6 15 16 - 1/2 IIST`
23			`; 176500 300 4 5 5 2 3/3 DL11-RX 2nd`
24			`; 304 4 4 4 ^ DL11-TX 2nd`
25			`; 160100 310? 5 9 9 3 3/1 DZ11-RX`
26			`; 314? 5 8 8 ^ DZ11-TX`
27			`;`
28			`. = 000060`
29			`v..dlr: .word v..dlr+2 ; vec 60 (DL11-RX 1st)`
30			`.word 0`
31			`v..dlt: .word v..dlt+2 ; vec 64 (DL11-TX 1st)`
32			`.word 0`
33			`;`
34			`v..ptr: .word v..ptr+2 ; vec 70 (PC11/PTR)`
35			`.word 0`
36			`v..ptp: .word v..ptp+2 ; vec 74 (PC11/PTP)`
37			`.word 0`
38			`;`
39			`. = 000100`
40			`v..kwl: .word v..kwl+2 ; vec 100 (KW11-L)`
41			`.word 0`
42			`v..kwp: .word v..kwp+2 ; vec 104 (KW11-P)`
43			`.word 0`
44			`;`
45			`. = 000120`
46			`v..deu: .word v..deu+2 ; vec 120 (DEUNA)`
47			`.word 0`
48			`;`
49			`. = 000160`
50			`v..rl: .word v..rl+2 ; vec 120 (RL11)`
51			`.word 0`
52			`;`
53			`; Note on vector 200`
54			`; MAINDECs use 200 also as default start address. This vector catcher`
55			`; might therefore be overwritten later by startup code of test programs.`
56			`;`
57			`. = 000200`
58			`v..lp: .word v..lp+2 ; vec 200 (LP11)`
59			`.word 0`
60			`;`
61			`. = 000220`
62			`v..rk: .word v..rk+2 ; vec 220 (RK11)`
63			`.word 0`
64			`v..tm: .word v..tm+2 ; vec 224 (TM11)`
65			`.word 0`
66			`;`
67			`. = 000254`
68			`v..rp: .word v..rp+2 ; vec 254 (RHRP)`
69			`.word 0`
70			`v..iis: .word v..iis+2 ; vec 250 (IIST)`
71			`.word 0`
72			`;`
73			`. = 000300`
74			`v..d2r: .word v..d2r+2 ; vec 300 (DL11-RX 2nd)`
75			`.word 0`
76			`v..d2t: .word v..d2t+2 ; vec 304 (DL11-TX 2nd)`
77			`.word 0`
78			`v..dzr: .word v..dzr+2 ; vec 310 (DZ11-RX)`
79			`.word 0`
80			`v..dzt: .word v..dzt+2 ; vec 314 (DZ11-TX)`
81			`.word 0`
82			`;`

Browse

Tools

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [tools/] [asm-11/] [lib/] [vec_devcatch.mac] - Blame information for rev 38