OpenCores
URL https://opencores.org/ocsvn/w11/w11/trunk

Subversion Repositories w11

[/] [w11/] [tags/] [w11a_V0.74/] [tools/] [tcl/] [rbemon/] [test_regs.tcl] - Blame information for rev 38

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 30 wfjm
# $Id: test_regs.tcl 661 2015-04-03 18:28:41Z mueller $
2 10 wfjm
#
3 30 wfjm
# Copyright 2011-2015 by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
4 10 wfjm
#
5
# This program is free software; you may redistribute and/or modify it under
6
# the terms of the GNU General Public License as published by the Free
7
# Software Foundation, either version 2, or at your option any later version.
8
#
9
# This program is distributed in the hope that it will be useful, but
10
# WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY
11
# or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
12
# for complete details.
13
#
14
#  Revision History:
15
# Date         Rev Version  Comment
16 30 wfjm
# 2015-04-03   661   1.1    drop estatdef, use estaterr; fix test 4 
17 16 wfjm
# 2011-12-18   440   1.0.1  increase npoll in "CNTL.clr->0" test
18 10 wfjm
# 2011-04-02   375   1.0    Initial version
19
#
20
 
21
package provide rbemon 1.0
22
 
23
package require rutiltpp
24
package require rutil
25
package require rlink
26
 
27
namespace eval rbemon {
28
  #
29
  # Basic tests with rbd_eyemon registers
30
  #
31
  proc test_regs {} {
32
    #
33
    set errcnt 0
34
    rlc errcnt -clear
35
    #
36
    rlc log "rbemon::test_regs - start"
37
    #
38
    #-------------------------------------------------------------------------
39
    rlc log "  test 1a: write/read cntl"
40
    # ensure that last value 0x0 -> go=0
41
    foreach val [list [regbld rbemon::CNTL ena01] [regbld rbemon::CNTL ena10] \
42
                      [regbld rbemon::CNTL go] 0x0 ] {
43 30 wfjm
      rlc exec \
44 10 wfjm
        -wreg em.cntl $val \
45
        -rreg em.cntl -edata $val
46
    }
47
    #
48
    #-------------------------------------------------------------------------
49
    rlc log "  test 1b: write/read rdiv"
50
    foreach val [list [regbld rbemon::RDIV {rdiv -1}] 0x0 ] {
51 30 wfjm
      rlc exec \
52 10 wfjm
        -wreg em.rdiv $val \
53
        -rreg em.rdiv -edata $val
54
    }
55
    #
56
    #-------------------------------------------------------------------------
57
    rlc log "  test 1c: write/read addr"
58
    set amax [regget rbemon::ADDR(addr) -1]
59
    foreach addr [list 0x1 $amax 0x0] {
60 30 wfjm
      rlc exec \
61 10 wfjm
        -wreg em.addr $addr \
62
        -rreg em.addr -edata $addr
63
    }
64
    #
65
    #-------------------------------------------------------------------------
66
    rlc log "  test 2: verify addr increments on data reads"
67 21 wfjm
    foreach addr [list 0x0 0x011 [expr {$amax - 1}]] {
68 30 wfjm
      rlc exec \
69 10 wfjm
        -wreg em.addr $addr \
70
        -rreg em.data \
71 21 wfjm
        -rreg em.addr -edata [expr {( $addr + 1 ) & $amax}] \
72 10 wfjm
        -rreg em.data \
73 21 wfjm
        -rreg em.addr -edata [expr {( $addr + 2 ) & $amax}]
74 10 wfjm
    }
75
    #
76
    #-------------------------------------------------------------------------
77
    rlc log "  test 3: verify rberr on DATA write and DATE read if in go state"
78
    rlc exec \
79 30 wfjm
      -wreg em.data 0x0000 -estaterr \
80
      -wreg em.cntl [regbld rbemon::CNTL go] \
81
      -rreg em.data  -estaterr
82 10 wfjm
    #
83
    #-------------------------------------------------------------------------
84
    rlc log "  test 4: verify that CNTL.clr returns to 0"
85 30 wfjm
    set npoll 64;               # wait 64 rbus cycles, than test
86
    rlc exec \
87 10 wfjm
      -wreg em.cntl [regbld rbemon::CNTL clr] \
88 30 wfjm
      -rblk em.cntl $npoll \
89
      -rreg em.cntl -edata 0x0
90 10 wfjm
    #
91
    incr errcnt [rlc errcnt -clear]
92
    return $errcnt
93
  }
94
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.