OpenCores
URL https://opencores.org/ocsvn/wb2axi4/wb2axi4/trunk

Subversion Repositories wb2axi4

[/] [wb2axi4/] [trunk/] [rtl/] [ifaces/] [sram_if.sv] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 alzhang
interface sram_if
2
  #(
3
    DATA_W                     = 64,
4
    ADDR_W                     = 13
5
  )
6
  ();
7
 
8
  logic                                   rd_l ;
9
  logic                                   wr_l ;
10
  logic  [ADDR_W-1:0]               rd_address ;
11
  logic  [ADDR_W-1:0]               wr_address ;
12
  logic  [DATA_W-1:0]                    rdata ;
13
  logic  [DATA_W-1:0]                    wdata ;
14
 
15
modport initiator (
16
  output                     rd_l ,
17
  output                     wr_l ,
18
  output               rd_address ,
19
  output               wr_address ,
20
  input                     rdata ,
21
  output                    wdata
22
);
23
 
24
modport target (
25
  input                      rd_l ,
26
  input                      wr_l ,
27
  input                rd_address ,
28
  input                wr_address ,
29
  output                    rdata ,
30
  input                     wdata
31
);
32
 
33
endinterface
34
 
35
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.