URL
https://opencores.org/ocsvn/wb2hpi/wb2hpi/trunk
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
2 |
gvozden |
JDF E
|
| 2 |
|
|
// Created by ISE ver 1.0
|
| 3 |
|
|
PROJECT xilinx
|
| 4 |
|
|
DESIGN xilinx Normal
|
| 5 |
|
|
DEVKIT xc2s200-5pq208
|
| 6 |
|
|
DEVFAM spartan2
|
| 7 |
|
|
FLOW EDIF
|
| 8 |
|
|
MODULE ..\..\synplify\out\pci2dsp.edn
|
| 9 |
|
|
MODSTYLE TOP Normal
|
| 10 |
|
|
[STRATEGY-LIST]
|
| 11 |
|
|
Normal=True, 1034858003
|
| 12 |
|
|
[Normal]
|
| 13 |
|
|
xilxNgdbldUCF=edif, SPARTAN2, Implementation.t_placeAndRouteDes, 1038923296, ..\ucf\pci2dsp.ucf
|
| 14 |
|
|
xilxMapPackRegInto=edif, SPARTAN2, Implementation.t_placeAndRouteDes, 1035374944, For Inputs and Outputs
|
| 15 |
|
|
xilxPAReffortLevel=edif, SPARTAN2, Implementation.t_placeAndRouteDes, 1027686394, Highest
|
| 16 |
|
|
xilxPARroutingPasses=edif, SPARTAN2, Implementation.t_placeAndRouteDes, 1027686394, 0
|
| 17 |
|
|
xilxPARdelayBasedPasses=edif, SPARTAN2, Implementation.t_placeAndRouteDes, 1027686394, 0
|
| 18 |
|
|
mpprStartingPlacerCostTbl=edif, SPARTAN2, Implementation.t_mppr, 1027686417, 20
|
| 19 |
|
|
mpprPARiterations=edif, SPARTAN2, Implementation.t_mppr, 1027687139, 0
|
| 20 |
|
|
mpprResultsToSave=edif, SPARTAN2, Implementation.t_mppr, 1027687139, 1
|
| 21 |
|
|
xilxBitgCfg_GenOpt_MaskFile=edif, SPARTAN2, Implementation.t_bitFile, 1034850741, True
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.