OpenCores
URL https://opencores.org/ocsvn/wb_builder/wb_builder/trunk

Subversion Repositories wb_builder

[/] [wb_builder/] [trunk/] [rtl/] [vhdl/] [wishbone.defines] - Blame information for rev 8

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 unneback 
# Generated by PERL program wishbone.pl.
2 
# File used as input for wishbone arbiter generation
3 8 unneback 
# Generated Thu Jun 24 14:29:34 2004
4 2 unneback 
 
5 
filename=wb
6 
intercon=intercon
7 
syscon=syscon
8 
target=altera
9 
hdl=vhdl
10 
signal_groups=1
11 
tga_bits=2
12 
tgc_bits=3
13 
tgd_bits=0
14 
rename_tga=bte
15 
rename_tgc=cti
16 
rename_tgd=tgd
17 
classic=000
18 
endofburst=111
19 
dat_size=32
20 
adr_size=32
21 
mux_type=andor
22 
interconnect=crossbarswitch
23 
 
24 
master or32_i
25 
  type=ro
26 
  lock_o=0
27 
  tga_o=1
28 
  tgc_o=1
29 
  tgd_o=0
30 
  err_i=1
31 
  rty_i=1
32 
  priority_uart=0
33 8 unneback 
  priority_sdram_ctrl1=3
34 
  priority_sdram_ctrl2=1
35 
  priority_bootRAM=1
36 
  priority_ethernets=0
37 2 unneback 
end master or32_i
38 
 
39 
master or32_d
40 
  type=rw
41 
  lock_o=0
42 
  tga_o=1
43 
  tgc_o=1
44 
  tgd_o=0
45 
  err_i=1
46 
  rty_i=1
47 
  priority_uart=1
48 8 unneback 
  priority_sdram_ctrl1=1
49 
  priority_sdram_ctrl2=3
50 2 unneback 
  priority_bootRAM=1
51 8 unneback 
  priority_ethernets=1
52 2 unneback 
end master or32_d
53 
 
54 8 unneback 
master debug
55 
  type=rw
56 
  lock_o=0
57 
  tga_o=0
58 
  tgc_o=0
59 
  tgd_o=0
60 
  err_i=1
61 
  rty_i=1
62 
  priority_uart=0
63 
  priority_sdram_ctrl1=1
64 
  priority_sdram_ctrl2=1
65 
  priority_bootRAM=1
66 
  priority_ethernets=0
67 
end master debug
68 
 
69 
master ethernetm
70 
  type=rw
71 
  lock_o=0
72 
  tga_o=1
73 
  tgc_o=1
74 
  tgd_o=0
75 
  err_i=1
76 
  rty_i=0
77 
  priority_uart=0
78 
  priority_sdram_ctrl1=1
79 
  priority_sdram_ctrl2=1
80 
  priority_bootRAM=0
81 
  priority_ethernets=0
82 
end master ethernetm
83 
 
84 2 unneback 
slave uart
85 
  type=rw
86 
  adr_i_hi=4
87 
  adr_i_lo=0
88 
  tga_i=0
89 
  tgc_i=0
90 
  tgd_i=0
91 
  lock_i=0
92 
  err_o=0
93 
  rty_o=0
94 
  baseadr=0x90000000
95 8 unneback 
  size=0x01000000
96 2 unneback 
  baseadr1=0x00000000
97 
  size1=0xffffffff
98 
  baseadr2=0x00000000
99 
  size2=0xffffffff
100 
end slave uart
101 
 
102 8 unneback 
slave sdram_ctrl1
103 
  type=rw
104 
  adr_i_hi=23
105 
  adr_i_lo=2
106 
  tga_i=0
107 
  tgc_i=1
108 
  tgd_i=0
109 
  lock_i=0
110 
  err_o=0
111 
  rty_o=0
112 
  baseadr=0x00000000
113 
  size=0x10000000
114 
  baseadr1=0x00000000
115 
  size1=0xffffffff
116 
  baseadr2=0x00000000
117 
  size2=0xffffffff
118 
end slave sdram_ctrl1
119 
 
120 
slave sdram_ctrl2
121 
  type=rw
122 
  adr_i_hi=23
123 
  adr_i_lo=2
124 
  tga_i=0
125 
  tgc_i=1
126 
  tgd_i=0
127 
  lock_i=0
128 
  err_o=0
129 
  rty_o=0
130 
  baseadr=0x10000000
131 
  size=0x10000000
132 
  baseadr1=0x00000000
133 
  size1=0xffffffff
134 
  baseadr2=0x00000000
135 
  size2=0xffffffff
136 
end slave sdram_ctrl2
137 
 
138 2 unneback 
slave bootRAM
139 8 unneback 
  type=ro
140 2 unneback 
  adr_i_hi=11
141 
  adr_i_lo=2
142 
  tga_i=0
143 
  tgc_i=0
144 
  tgd_i=0
145 
  lock_i=0
146 
  err_o=0
147 
  rty_o=0
148 8 unneback 
  baseadr=0xf0000000
149 
  size=0x10000000
150 2 unneback 
  baseadr1=0x00000000
151 
  size1=0xffffffff
152 
  baseadr2=0x00000000
153 
  size2=0xffffffff
154 
end slave bootRAM
155 8 unneback 
 
156 
slave ethernets
157 
  type=rw
158 
  adr_i_hi=11
159 
  adr_i_lo=2
160 
  tga_i=0
161 
  tgc_i=0
162 
  tgd_i=0
163 
  lock_i=0
164 
  err_o=1
165 
  rty_o=0
166 
  baseadr=0x92000000
167 
  size=0x01000000
168 
  baseadr1=0x00000000
169 
  size1=0xffffffff
170 
  baseadr2=0x00000000
171 
  size2=0xffffffff
172 
end slave ethernets

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.