1 |
2 |
rudi |
###############################################################################
|
2 |
|
|
#
|
3 |
|
|
# Actual Synthesis Script
|
4 |
|
|
#
|
5 |
|
|
# This script does the actual synthesis
|
6 |
|
|
#
|
7 |
|
|
# Author: Rudolf Usselmann
|
8 |
|
|
# rudi@asics.ws
|
9 |
|
|
#
|
10 |
|
|
# Revision:
|
11 |
|
|
# 3/7/01 RU Initial Sript
|
12 |
|
|
#
|
13 |
|
|
#
|
14 |
|
|
###############################################################################
|
15 |
|
|
|
16 |
|
|
# ==============================================
|
17 |
|
|
# Setup Design Parameters
|
18 |
|
|
source ../bin/design_spec.dc
|
19 |
|
|
|
20 |
|
|
# ==============================================
|
21 |
|
|
# Setup Libraries
|
22 |
|
|
source ../bin/lib_spec.dc
|
23 |
|
|
|
24 |
|
|
# ==============================================
|
25 |
|
|
# Setup IO Files
|
26 |
|
|
|
27 |
|
|
append log_file ../log/$active_design "_cmp.log"
|
28 |
|
|
append pre_comp_db_file ../out/$design_name "_pre.db"
|
29 |
|
|
append post_comp_db_file ../out/$design_name ".db"
|
30 |
|
|
append post_syn_verilog_file ../out/$design_name "_ps.v"
|
31 |
|
|
set junk_file /dev/null
|
32 |
|
|
|
33 |
|
|
sh rm -f $log_file
|
34 |
|
|
|
35 |
|
|
# ==============================================
|
36 |
|
|
# Setup Misc Variables
|
37 |
|
|
|
38 |
|
|
set hdlin_enable_vpp true ;# Important - this enables 'ifdefs
|
39 |
|
|
|
40 |
|
|
# ==============================================
|
41 |
|
|
# Read Design
|
42 |
|
|
|
43 |
|
|
echo "+++++++++ Reading Design ..." >> $log_file
|
44 |
|
|
read_file $pre_comp_db_file >> $log_file
|
45 |
|
|
|
46 |
|
|
# ==============================================
|
47 |
|
|
# Operating conditions
|
48 |
|
|
|
49 |
|
|
echo "+++++++++ Setting up Operation Conditions ..." >> $log_file
|
50 |
|
|
current_design $design_name
|
51 |
|
|
set_operating_conditions WORST >> $log_file
|
52 |
|
|
|
53 |
|
|
# Turn off automatic wire load selection, as this
|
54 |
|
|
# always (WHY ???) defaults to "zero_load"
|
55 |
|
|
#set auto_wire_load_selection false
|
56 |
|
|
#set_wire_load_mode enclosed >> $log_file
|
57 |
|
|
#set_wire_load_mode top >> $log_file
|
58 |
|
|
#set_wire_load_model -name suggested_40K >> $log_file
|
59 |
|
|
|
60 |
|
|
# ==============================================
|
61 |
|
|
# Setup Clocks and Resets
|
62 |
|
|
|
63 |
|
|
echo "+++++++++ Setting up Clocks ..." >> $log_file
|
64 |
|
|
|
65 |
|
|
set_drive 0 [find port {*clk_i}]
|
66 |
|
|
|
67 |
|
|
# !!! WISHBONE Clock !!!
|
68 |
|
|
set clock_period 1.0
|
69 |
|
|
create_clock -period $clock_period clk_i
|
70 |
|
|
set_clock_skew -uncertainty 0.1 clk_i
|
71 |
|
|
set_clock_transition 0.1 clk_i
|
72 |
|
|
set_dont_touch_network clk_i
|
73 |
|
|
|
74 |
|
|
|
75 |
|
|
# !!! Reset !!!
|
76 |
|
|
set_drive 0 [find port {rst*}]
|
77 |
|
|
set_dont_touch_network [find port {rst*}]
|
78 |
|
|
|
79 |
|
|
# ==============================================
|
80 |
|
|
# Setup IOs
|
81 |
|
|
|
82 |
|
|
echo "+++++++++ Setting up IOs ..." >> $log_file
|
83 |
|
|
|
84 |
|
|
# Need to spell out external IOs
|
85 |
|
|
|
86 |
|
|
set_driving_cell -cell NAND2D2 -pin Z [all_inputs] >> $junk_file
|
87 |
|
|
set_load 0.2 [all_outputs]
|
88 |
|
|
|
89 |
5 |
rudi |
set_input_delay -max 2 -clock clk_i [all_inputs]
|
90 |
|
|
set_output_delay -max 2 -clock clk_i [all_outputs]
|
91 |
2 |
rudi |
|
92 |
|
|
# ==============================================
|
93 |
|
|
# Setup Area Constrains
|
94 |
|
|
set_max_area 0.0
|
95 |
|
|
set compile_sequential_area_recovery true
|
96 |
|
|
|
97 |
|
|
hdlin_infer_mux = all
|
98 |
|
|
|
99 |
|
|
# ==============================================
|
100 |
|
|
# Force Ultra
|
101 |
|
|
set_ultra_optimization -f
|
102 |
|
|
|
103 |
|
|
# ==============================================
|
104 |
|
|
# Compile Design
|
105 |
|
|
|
106 |
|
|
echo "+++++++++ Starting Compile ..." >> $log_file
|
107 |
5 |
rudi |
compile -map_effort low -area_effort low -auto_ungroup >> $log_file
|
108 |
|
|
#compile -map_effort high -area_effort high -boundary_optimization -auto_ungroup >> $log_file
|
109 |
2 |
rudi |
|
110 |
|
|
# ==============================================
|
111 |
|
|
# Write Out the optimized design
|
112 |
|
|
|
113 |
|
|
echo "+++++++++ Saving Optimized Design ..." >> $log_file
|
114 |
|
|
write_file -hierarchy -format verilog -output $post_syn_verilog_file
|
115 |
|
|
write_file -hierarchy -format db -output $post_comp_db_file
|
116 |
|
|
|
117 |
|
|
# ==============================================
|
118 |
|
|
# Create Some Basic Reports
|
119 |
|
|
|
120 |
|
|
echo "+++++++++ Reporting Final Results ..." >> $log_file
|
121 |
|
|
report_timing -nworst 10 >> $log_file
|
122 |
|
|
report_timing -from m0_data_i[0] -to s0_data_o[0] >> $log_file
|
123 |
|
|
report_timing -from m0_data_o[0] -to s0_data_i[0] >> $log_file
|
124 |
|
|
report_timing -from m0_addr_i[0] -to s0_addr_o[0] >> $log_file
|
125 |
|
|
report_timing -from m0_ack_o -to s0_ack_i >> $log_file
|
126 |
|
|
report_timing -from m0_cyc_i -to s0_cyc_o >> $log_file
|
127 |
|
|
report_timing -from m0_stb_i -to s0_stb_o >> $log_file
|
128 |
|
|
|
129 |
|
|
report_timing -from m0_data_i[0] -to s15_data_o[0] >> $log_file
|
130 |
|
|
report_timing -from m0_data_o[0] -to s15_data_i[0] >> $log_file
|
131 |
|
|
report_timing -from m0_addr_i[0] -to s15_addr_o[0] >> $log_file
|
132 |
|
|
report_timing -from m0_ack_o -to s15_ack_i >> $log_file
|
133 |
|
|
report_timing -from m0_cyc_i -to s15_cyc_o >> $log_file
|
134 |
|
|
report_timing -from m0_stb_i -to s15_stb_o >> $log_file
|
135 |
|
|
|
136 |
|
|
report_area >> $log_file
|
137 |
|
|
|