1 |
5 |
rudi |
/////////////////////////////////////////////////////////////////////
|
2 |
|
|
//// ////
|
3 |
|
|
//// WISHBONE DMA Definitions ////
|
4 |
|
|
//// ////
|
5 |
|
|
//// ////
|
6 |
|
|
//// Author: Rudolf Usselmann ////
|
7 |
|
|
//// rudi@asics.ws ////
|
8 |
|
|
//// ////
|
9 |
|
|
//// ////
|
10 |
|
|
//// Downloaded from: http://www.opencores.org/cores/wb_dma/ ////
|
11 |
|
|
//// ////
|
12 |
|
|
/////////////////////////////////////////////////////////////////////
|
13 |
|
|
//// ////
|
14 |
15 |
rudi |
//// Copyright (C) 2000-2002 Rudolf Usselmann ////
|
15 |
|
|
//// www.asics.ws ////
|
16 |
|
|
//// rudi@asics.ws ////
|
17 |
5 |
rudi |
//// ////
|
18 |
|
|
//// This source file may be used and distributed without ////
|
19 |
|
|
//// restriction provided that this copyright statement is not ////
|
20 |
|
|
//// removed from the file and that any derivative work contains ////
|
21 |
|
|
//// the original copyright notice and the associated disclaimer.////
|
22 |
|
|
//// ////
|
23 |
|
|
//// THIS SOFTWARE IS PROVIDED ``AS IS'' AND WITHOUT ANY ////
|
24 |
|
|
//// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED ////
|
25 |
|
|
//// TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS ////
|
26 |
|
|
//// FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL THE AUTHOR ////
|
27 |
|
|
//// OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, ////
|
28 |
|
|
//// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES ////
|
29 |
|
|
//// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE ////
|
30 |
|
|
//// GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR ////
|
31 |
|
|
//// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF ////
|
32 |
|
|
//// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT ////
|
33 |
|
|
//// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT ////
|
34 |
|
|
//// OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE ////
|
35 |
|
|
//// POSSIBILITY OF SUCH DAMAGE. ////
|
36 |
|
|
//// ////
|
37 |
|
|
/////////////////////////////////////////////////////////////////////
|
38 |
|
|
|
39 |
|
|
// CVS Log
|
40 |
|
|
//
|
41 |
15 |
rudi |
// $Id: wb_dma_defines.v,v 1.5 2002-02-01 01:54:45 rudi Exp $
|
42 |
5 |
rudi |
//
|
43 |
15 |
rudi |
// $Date: 2002-02-01 01:54:45 $
|
44 |
|
|
// $Revision: 1.5 $
|
45 |
5 |
rudi |
// $Author: rudi $
|
46 |
|
|
// $Locker: $
|
47 |
|
|
// $State: Exp $
|
48 |
|
|
//
|
49 |
|
|
// Change History:
|
50 |
|
|
// $Log: not supported by cvs2svn $
|
51 |
15 |
rudi |
// Revision 1.4 2001/10/19 04:35:04 rudi
|
52 |
|
|
//
|
53 |
|
|
// - Made the core parameterized
|
54 |
|
|
//
|
55 |
10 |
rudi |
// Revision 1.3 2001/09/07 15:34:38 rudi
|
56 |
|
|
//
|
57 |
|
|
// Changed reset to active high.
|
58 |
|
|
//
|
59 |
9 |
rudi |
// Revision 1.2 2001/08/15 05:40:30 rudi
|
60 |
|
|
//
|
61 |
|
|
// - Changed IO names to be more clear.
|
62 |
|
|
// - Uniquifyed define names to be core specific.
|
63 |
|
|
// - Added Section 3.10, describing DMA restart.
|
64 |
|
|
//
|
65 |
8 |
rudi |
// Revision 1.1 2001/07/29 08:57:02 rudi
|
66 |
|
|
//
|
67 |
|
|
//
|
68 |
|
|
// 1) Changed Directory Structure
|
69 |
|
|
// 2) Added restart signal (REST)
|
70 |
|
|
//
|
71 |
5 |
rudi |
// Revision 1.2 2001/06/05 10:22:37 rudi
|
72 |
|
|
//
|
73 |
|
|
//
|
74 |
|
|
// - Added Support of up to 31 channels
|
75 |
|
|
// - Added support for 2,4 and 8 priority levels
|
76 |
|
|
// - Now can have up to 31 channels
|
77 |
|
|
// - Added many configuration items
|
78 |
|
|
// - Changed reset to async
|
79 |
|
|
//
|
80 |
|
|
// Revision 1.1.1.1 2001/03/19 13:11:09 rudi
|
81 |
|
|
// Initial Release
|
82 |
|
|
//
|
83 |
|
|
//
|
84 |
|
|
//
|
85 |
|
|
|
86 |
|
|
`timescale 1ns / 10ps
|
87 |
|
|
|
88 |
|
|
// This define selects how the slave interface determines if
|
89 |
|
|
// the internal register file or pass through mode are selected.
|
90 |
|
|
// This should be a simple address decoder. "wb_addr_i" is the
|
91 |
|
|
// WISHBONE address bus (32 bits wide).
|
92 |
|
|
// NOTE: The entire pass-through mode is implemented in combinatorial
|
93 |
|
|
// logic only. So the more address lines we look at and compare here
|
94 |
|
|
// the higher will be the initial delay when pass-through mode is selected.
|
95 |
|
|
// Here we look at the top 8 address bit. If they are all 1, the
|
96 |
|
|
// register file is selected. Use this with caution !!!
|
97 |
10 |
rudi |
`define WDMA_REG_SEL (wb_addr_i[31:28] == rf_addr)
|
98 |
5 |
rudi |
|
99 |
|
|
|
100 |
10 |
rudi |
// DO NOT MODIFY BEYOND THIS POINT
|
101 |
5 |
rudi |
// CSR Bits
|
102 |
8 |
rudi |
`define WDMA_CH_EN 0
|
103 |
|
|
`define WDMA_DST_SEL 1
|
104 |
|
|
`define WDMA_SRC_SEL 2
|
105 |
|
|
`define WDMA_INC_DST 3
|
106 |
|
|
`define WDMA_INC_SRC 4
|
107 |
|
|
`define WDMA_MODE 5
|
108 |
|
|
`define WDMA_ARS 6
|
109 |
|
|
`define WDMA_USE_ED 7
|
110 |
|
|
`define WDMA_WRB 8
|
111 |
|
|
`define WDMA_STOP 9
|
112 |
|
|
`define WDMA_BUSY 10
|
113 |
|
|
`define WDMA_DONE 11
|
114 |
|
|
`define WDMA_ERR 12
|
115 |
|
|
`define WDMA_ED_EOL 20
|
116 |
5 |
rudi |
|