OpenCores
URL https://opencores.org/ocsvn/wb_fifo/wb_fifo/trunk

Subversion Repositories wb_fifo

[/] [wb_fifo/] [trunk/] [workspaces/] [simulation/] [questa/] [waves.do] - Blame information for rev 8

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 8 daniel.kho
configure wave -signalnamewidth 1
2
 
3
add wave -position end  sim:/testbench/clk
4
add wave -position end  sim:/testbench/reset
5
add wave -position end  sim:/testbench/fifoInterface.writeRequest
6
add wave -position end  sim:/testbench/fifoInterface.readRequest
7
add wave -position end  sim:/testbench/memoryDepth
8
add wave -position end -hexadecimal -expand sim:/testbench/fifoInterface.writeRequest
9
add wave -position end -hexadecimal -expand sim:/testbench/duv/i_writeRequest
10
add wave -position end  sim:/testbench/duv/writeRequested
11
add wave -position end -hexadecimal sim:/testbench/fifoInterface.writeResponse
12
add wave -position end -hexadecimal -expand sim:/testbench/fifoInterface.readRequest
13
add wave -position end -hexadecimal -expand sim:/testbench/duv/i_readRequest
14
add wave -position end  sim:/testbench/duv/readRequested
15
add wave -position end -hexadecimal sim:/testbench/fifoInterface.readResponse
16
add wave -position end -hexadecimal sim:/testbench/duv/ptr
17
add wave -position end -decimal sim:/testbench/duv/fifoCtrl.pctFilled
18
add wave -position end  sim:/testbench/duv/write
19
add wave -position end  sim:/testbench/duv/read
20
add wave -position end  sim:/testbench/duv/fifoCtrl.nearFull
21
add wave -position end  sim:/testbench/duv/fifoCtrl.full
22
add wave -position end  sim:/testbench/duv/fifoCtrl.nearEmpty
23
add wave -position end  sim:/testbench/duv/fifoCtrl.empty
24
add wave -position end  sim:/testbench/duv/fifoCtrl.overflow
25
add wave -position end  sim:/testbench/duv/fifoCtrl.underflow
26
add wave -position end -hexadecimal sim:/testbench/duv/memory
27
 
28
run 80 ns;
29
 
30
wave zoomfull
31
#.wave.tree zoomfull    # with some versions of ModelSim

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.