Subversion Repositories wb_size_bridge

[Library]

; Altera specific primitive library mappings

vital2000 = $MODEL_TECH/../vital2000

ieee = $MODEL_TECH/../ieee

verilog = $MODEL_TECH/../verilog

std = $MODEL_TECH/../std

std_developerskit = $MODEL_TECH/../std_developerskit

synopsys = $MODEL_TECH/../synopsys

modelsim_lib = $MODEL_TECH/../modelsim_lib

apex20k = $MODEL_TECH/../altera/vhdl/apex20k

apex20ke = $MODEL_TECH/../altera/vhdl/apex20ke

apexii = $MODEL_TECH/../altera/vhdl/apexii

altera_mf = $MODEL_TECH/../altera/vhdl/altera_mf

altera = $MODEL_TECH/../altera/vhdl/altera

lpm = $MODEL_TECH/../altera/vhdl/220model

220model = $MODEL_TECH/../altera/vhdl/220model

alt_vtl = $MODEL_TECH/../altera/vhdl/alt_vtl

flex6000 = $MODEL_TECH/../altera/vhdl/flex6000

flex10ke = $MODEL_TECH/../altera/vhdl/flex10ke

max = $MODEL_TECH/../altera/vhdl/max

maxii = $MODEL_TECH/../altera/vhdl/maxii

stratix = $MODEL_TECH/../altera/vhdl/stratix

stratixii = $MODEL_TECH/../altera/vhdl/stratixii

stratixiigx = $MODEL_TECH/../altera/vhdl/stratixiigx

cyclone = $MODEL_TECH/../altera/vhdl/cyclone

cycloneii = $MODEL_TECH/../altera/vhdl/cycloneii

cycloneiii = $MODEL_TECH/../altera/vhdl/cycloneiii

sgate = $MODEL_TECH/../altera/vhdl/sgate

stratixiigx_hssi = $MODEL_TECH/../altera/vhdl/stratixiigx_hssi

arriagx_hssi = $MODEL_TECH/../altera/vhdl/arriagx_hssi

arriagx = $MODEL_TECH/../altera/vhdl/arriagx

stratixiv = $MODEL_TECH/../altera/vhdl/stratixiv

stratixiv_hssi = $MODEL_TECH/../altera/vhdl/stratixiv_hssi

stratixiv_pcie_hip = $MODEL_TECH/../altera/vhdl/stratixiv_pcie_hip

apex20k_ver = $MODEL_TECH/../altera/verilog/apex20k

apex20ke_ver = $MODEL_TECH/../altera/verilog/apex20ke

apexii_ver = $MODEL_TECH/../altera/verilog/apexii

altera_mf_ver = $MODEL_TECH/../altera/verilog/altera_mf

altera_ver = $MODEL_TECH/../altera/verilog/altera

lpm_ver = $MODEL_TECH/../altera/verilog/220model

220model_ver = $MODEL_TECH/../altera/verilog/220model

alt_ver = $MODEL_TECH/../altera/verilog/alt_vtl

flex6000_ver = $MODEL_TECH/../altera/verilog/flex6000

flex10ke_ver = $MODEL_TECH/../altera/verilog/flex10ke

max_ver = $MODEL_TECH/../altera/verilog/max

maxii_ver = $MODEL_TECH/../altera/verilog/maxii

stratix_ver = $MODEL_TECH/../altera/verilog/stratix

stratixii_ver = $MODEL_TECH/../altera/verilog/stratixii

stratixiigx_ver = $MODEL_TECH/../altera/verilog/stratixiigx

arriagx_ver = $MODEL_TECH/../altera/verilog/arriagx

cyclone_ver = $MODEL_TECH/../altera/verilog/cyclone

cycloneii_ver = $MODEL_TECH/../altera/verilog/cycloneii

cycloneiii_ver = $MODEL_TECH/../altera/verilog/cycloneiii

sgate_ver = $MODEL_TECH/../altera/verilog/sgate

stratixiigx_hssi_ver = $MODEL_TECH/../altera/verilog/stratixiigx_hssi

arriagx_hssi_ver = $MODEL_TECH/../altera/verilog/arriagx_hssi

stratixiii_ver = $MODEL_TECH/../altera/verilog/stratixiii

stratixiii = $MODEL_TECH/../altera/vhdl/stratixiii

stratixiv_ver = $MODEL_TECH/../altera/verilog/stratixiv

stratixiv_hssi_ver = $MODEL_TECH/../altera/verilog/stratixiv_hssi

stratixiv_pcie_hip_ver = $MODEL_TECH/../altera/verilog/stratixiv_pcie_hip

work = work

[vcom]

; Turn on VHDL-1993 as the default. Normally is off.

; VHDL93 = 1

; Show source line containing error. Default is off.

; Show_source = 1

; Turn off unbound-component warnings. Default is on.

; Show_Warning1 = 0

; Turn off process-without-a-wait-statement warnings. Default is on.

; Show_Warning2 = 0

; Turn off null-range warnings. Default is on.

; Show_Warning3 = 0

; Turn off no-space-in-time-literal warnings. Default is on.

; Show_Warning4 = 0

; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on.

; Show_Warning5 = 0

; Turn off optimization for IEEE std_logic_1164 package. Default is on.

; Optimize_1164 = 0

; Turn on resolving of ambiguous function overloading in favor of the

; "explicit" function declaration (not the one automatically created by

; the compiler for each type declaration). Default is off.

; .ini file has Explict enable so that std_logic_signed/unsigned

; will match synthesis tools behavior.

 Explicit = 1

; Turn off VITAL compliance checking. Default is checking on.

; NoVitalCheck = 1

; Ignore VITAL compliance checking errors. Default is to not ignore.

; IgnoreVitalErrors = 1

; Turn off VITAL compliance checking warnings. Default is to show warnings.

; Show_VitalChecksWarnings = false

; Turn off acceleration of the VITAL packages. Default is to accelerate.

; NoVital = 1

; Turn off inclusion of debugging info within design units. Default is to include.

; NoDebug = 1

; Turn off "loading..." messages. Default is messages on.

; Quiet = 1

; Turn on some limited synthesis rule compliance checking. Checks only:

;       -- signals used (read) by a process must be in the sensitivity list

; CheckSynthesis = 1

; Require the user to specify a configuration for all bindings,

; and do not generate a compile time default binding for the

; component. This will result in an elaboration error of

; 'component not bound' if the user fails to do so. Avoids the rare

; issue of a false dependency upon the unused default binding.

; RequireConfigForAllDefaultBinding = 1

[vlog]

; Turn off inclusion of debugging info within design units. Default is to include.

; NoDebug = 1

; Turn off "loading..." messages. Default is messages on.

; Quiet = 1

; Turn on Verilog hazard checking (order-dependent accessing of global vars).

; Default is off.

; Hazard = 1

; Turn on converting regular Verilog identifiers to uppercase. Allows case

; insensitivity for module names. Default is no conversion.

; UpCase = 1

; Turns on incremental compilation of modules

; Incremental = 1

[vsim]

; Simulator resolution

; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.

resolution = 10ps

; User time unit for run commands

; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the

; unit specified for Resolution. For example, if Resolution is 100ps,

; then UserTimeUnit defaults to ps.

UserTimeUnit = default

; Default run length

RunLength = 100 ps

; Maximum iterations that can be run without advancing simulation time

IterationLimit = 5000

; Directive to license manager:

; vhdl          Immediately reserve a VHDL license

; vlog          Immediately reserve a Verilog license

; plus          Immediately reserve a VHDL and Verilog license

; nomgc         Do not look for Mentor Graphics Licenses

; nomti         Do not look for Model Technology Licenses

; noqueue       Do not wait in the license queue when a license isn't available

; License = plus

; Stop the simulator after an assertion message

; 0 = Note  1 = Warning  2 = Error  3 = Failure  4 = Fatal

BreakOnAssertion = 3

; Assertion Message Format

; %S - Severity Level

; %R - Report Message

; %T - Time of assertion

; %D - Delta

; %I - Instance or Region pathname (if available)

; %% - print '%' character

; AssertionFormat = "** %S: %R\n   Time: %T  Iteration: %D%I\n"

; Assertion File - alternate file for storing assertion messages

; AssertFile = assert.log

; Default radix for all windows and commands...

; Set to symbolic, ascii, binary, octal, decimal, hex, unsigned

DefaultRadix = symbolic

; VSIM Startup command

; Startup = do startup.do

; File for saving command transcript

TranscriptFile = transcript

; File for saving command history

;CommandHistory = cmdhist.log

; Specify whether paths in simulator commands should be described

; in VHDL or Verilog format. For VHDL, PathSeparator = /

; for Verilog, PathSeparator = .

PathSeparator = /

; Specify the dataset separator for fully rooted contexts.

; The default is ':'. For example, sim:/top

; Must not be the same character as PathSeparator.

DatasetSeparator = :

; Disable assertion messages

; IgnoreNote = 1

; IgnoreWarning = 1

; IgnoreError = 1

; IgnoreFailure = 1

; Default force kind. May be freeze, drive, or deposit

; or in other terms, fixed, wired or charged.

; DefaultForceKind = freeze

; If zero, open files when elaborated

; else open files on first read or write

; DelayFileOpen = 0

; Control VHDL files opened for write

;   0 = Buffered, 1 = Unbuffered

UnbufferedOutput = 0

; Control number of VHDL files open concurrently

;   This number should always be less then the

;   current ulimit setting for max file descriptors

;   0 = unlimited

ConcurrentFileLimit = 40

; This controls the number of hierarchical regions displayed as

; part of a signal name shown in the waveform window.  The default

; value or a value of zero tells VSIM to display the full name.

; WaveSignalNameWidth = 0

; Turn off warnings from the std_logic_arith, std_logic_unsigned

; and std_logic_signed packages.

; StdArithNoWarnings = 1

; Turn off warnings from the IEEE numeric_std and numeric_bit

; packages.

; NumericStdNoWarnings = 1

; Control the format of a generate statement label. Don't quote it.

; GenerateFormat = %s__%d

; Specify whether checkpoint files should be compressed.

; The default is to be compressed.

; CheckpointCompressMode = 0

; List of dynamically loaded objects for Verilog PLI applications

; Veriuser = veriuser.sl

[Project]

Project_Version = 6

Project_DefaultLib = work

Project_SortMethod = unused

Project_Files_Count = 5

Project_File_0 = C:/qaz/work/qaz/proj/de1_board/wb_size_bridge/tb/models/wb_master_model.v

Project_File_P_0 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1216923358 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_vopt 0 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_0InOptions {} vlog_options {} compile_to work vlog_upper 0 compile_order 2 dont_compile 0 cover_expr 0 cover_stmt 0

Project_File_1 = C:/qaz/work/qaz/proj/de1_board/wb_size_bridge/tb/test/debug/tb_dut.v

Project_File_P_1 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1217279699 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_vopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to work vlog_options {} compile_order 0 cover_expr 0 dont_compile 0 cover_stmt 0

Project_File_2 = C:/qaz/work/qaz/proj/de1_board/wb_size_bridge/src/wb_size_bridge.v

Project_File_P_2 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1217287216 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_vopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to work vlog_options {} compile_order 4 cover_expr 0 dont_compile 0 cover_stmt 0

Project_File_3 = C:/qaz/work/qaz/proj/de1_board/wb_size_bridge/tb/test/debug/tb_top.v

Project_File_P_3 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1217284836 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_vopt 0 vlog_showsource 0 vlog_hazard 0 vlog_0InOptions {} ood 0 vlog_upper 0 compile_to work vlog_options {} compile_order 1 cover_expr 0 dont_compile 0 cover_stmt 0

Project_File_4 = C:/qaz/work/qaz/proj/de1_board/wb_size_bridge/tb/models/wb_slave_model.v

Project_File_P_4 = cover_toggle 0 vlog_protect 0 file_type verilog group_id 0 cover_exttoggle 0 cover_cond 0 vlog_nodebug 0 vlog_1995compat 0 folder {Top Level} last_compile 1217285469 cover_branch 0 vlog_noload 0 vlog_enable0In 0 vlog_disableopt 0 vlog_vopt 0 vlog_hazard 0 vlog_showsource 0 ood 0 vlog_0InOptions {} vlog_options {} compile_to work vlog_upper 0 compile_order 3 dont_compile 0 cover_expr 0 cover_stmt 0

Project_Sim_Count = 0

Project_Folder_Count = 0

Echo_Compile_Output = 0

Save_Compile_Report = 1

Project_Opt_Count = 0

ForceSoftPaths = 0

ReOpenSourceFiles = 1

VERILOG_DoubleClick = Edit

VERILOG_CustomDoubleClick =

VHDL_DoubleClick = Edit

VHDL_CustomDoubleClick =

PSL_DoubleClick = Edit

PSL_CustomDoubleClick =

TEXT_DoubleClick = Edit

TEXT_CustomDoubleClick =

SYSTEMC_DoubleClick = Edit

SYSTEMC_CustomDoubleClick =

TCL_DoubleClick = Edit

TCL_CustomDoubleClick =

MACRO_DoubleClick = Edit

MACRO_CustomDoubleClick =

VCD_DoubleClick = Edit

VCD_CustomDoubleClick =

SDF_DoubleClick = Edit

SDF_CustomDoubleClick =

XML_DoubleClick = Edit

XML_CustomDoubleClick =

LOGFILE_DoubleClick = Edit

LOGFILE_CustomDoubleClick =

EditorState =

Project_Major_Version = 6

Project_Minor_Version = 1