URL https://opencores.org/ocsvn/wb_uart/wb_uart/trunk

Subversion Repositories wb_uart

[/] [wb_uart/] [trunk/] [ghdl_uart.bat] - Blame information for rev 2

Details | Compare with Previous | View Log


perl uart_test_stim.pl > uart_stim.dat
 
ghdl -a src/txt_util.vhd
ghdl -a src/slib_clock_div.vhd
ghdl -a src/slib_counter.vhd
ghdl -a src/slib_edge_detect.vhd
ghdl -a src/slib_fifo.vhd
ghdl -a src/slib_input_filter.vhd
ghdl -a src/slib_input_sync.vhd
ghdl -a src/slib_mv_filter.vhd
ghdl -a src/uart_baudgen.vhd
ghdl -a src/uart_interrupt.vhd
ghdl -a src/uart_receiver.vhd
ghdl -a src/uart_transmitter.vhd
ghdl -a src/wb8_uart_16750.vhd
ghdl -a src/wb8_uart_package.vhd
ghdl -a --ieee=synopsys src/wb8_uart_transactor.vhd
 
ghdl -e --ieee=synopsys uart_transactor
ghdl -r uart_transactor tb --stop-time=1000ms
 

Line No.	Rev	Author	Line
1	2	federico.a	`perl uart_test_stim.pl > uart_stim.dat`
2
3			`ghdl -a src/txt_util.vhd`
4			`ghdl -a src/slib_clock_div.vhd`
5			`ghdl -a src/slib_counter.vhd`
6			`ghdl -a src/slib_edge_detect.vhd`
7			`ghdl -a src/slib_fifo.vhd`
8			`ghdl -a src/slib_input_filter.vhd`
9			`ghdl -a src/slib_input_sync.vhd`
10			`ghdl -a src/slib_mv_filter.vhd`
11			`ghdl -a src/uart_baudgen.vhd`
12			`ghdl -a src/uart_interrupt.vhd`
13			`ghdl -a src/uart_receiver.vhd`
14			`ghdl -a src/uart_transmitter.vhd`
15			`ghdl -a src/wb8_uart_16750.vhd`
16			`ghdl -a src/wb8_uart_package.vhd`
17			`ghdl -a --ieee=synopsys src/wb8_uart_transactor.vhd`
18
19			`ghdl -e --ieee=synopsys uart_transactor`
20			`ghdl -r uart_transactor tb --stop-time=1000ms`
21

Browse

Tools

Subversion Repositories wb_uart

[/] [wb_uart/] [trunk/] [ghdl_uart.bat] - Blame information for rev 2