| 1 |
2 |
dgisselq |
################################################################################
|
| 2 |
|
|
##
|
| 3 |
|
|
## Filename: Makefile
|
| 4 |
|
|
##
|
| 5 |
|
|
## Project: wbuart32, a full featured UART with simulator
|
| 6 |
|
|
##
|
| 7 |
|
|
## Purpose: To direct the Verilator build of the Verilog portion of the
|
| 8 |
|
|
## bench test. The result is C++ code (built by Verilator), that
|
| 9 |
|
|
## is then built (herein) into a library.
|
| 10 |
|
|
##
|
| 11 |
|
|
## Targets: The default target, all, builds the target test, which includes
|
| 12 |
|
|
## the linetest Verilator library necessary for testing.
|
| 13 |
|
|
##
|
| 14 |
|
|
## Creator: Dan Gisselquist, Ph.D.
|
| 15 |
|
|
## Gisselquist Technology, LLC
|
| 16 |
|
|
##
|
| 17 |
|
|
################################################################################
|
| 18 |
|
|
##
|
| 19 |
|
|
## Copyright (C) 2015-2016, Gisselquist Technology, LLC
|
| 20 |
|
|
##
|
| 21 |
|
|
## This program is free software (firmware): you can redistribute it and/or
|
| 22 |
|
|
## modify it under the terms of the GNU General Public License as published
|
| 23 |
|
|
## by the Free Software Foundation, either version 3 of the License, or (at
|
| 24 |
|
|
## your option) any later version.
|
| 25 |
|
|
##
|
| 26 |
|
|
## This program is distributed in the hope that it will be useful, but WITHOUT
|
| 27 |
|
|
## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
|
| 28 |
|
|
## FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
| 29 |
|
|
## for more details.
|
| 30 |
|
|
##
|
| 31 |
|
|
## You should have received a copy of the GNU General Public License along
|
| 32 |
|
|
## with this program. (It's in the $(ROOT)/doc directory, run make with no
|
| 33 |
|
|
## target there if the PDF file isn't present.) If not, see
|
| 34 |
|
|
## for a copy.
|
| 35 |
|
|
##
|
| 36 |
|
|
## License: GPL, v3, as defined and found on www.gnu.org,
|
| 37 |
|
|
## http://www.gnu.org/licenses/gpl.html
|
| 38 |
|
|
##
|
| 39 |
|
|
################################################################################
|
| 40 |
|
|
##
|
| 41 |
|
|
##
|
| 42 |
|
|
all: test
|
| 43 |
|
|
YYMMDD=`date +%Y%m%d`
|
| 44 |
|
|
CXX := g++
|
| 45 |
|
|
FBDIR := .
|
| 46 |
|
|
VDIRFB:= $(FBDIR)/obj_dir
|
| 47 |
|
|
RTLDR := ../../rtl
|
| 48 |
|
|
|
| 49 |
|
|
.PHONY: test
|
| 50 |
|
|
test: $(VDIRFB)/Vlinetest__ALL.a
|
| 51 |
|
|
|
| 52 |
|
|
$(VDIRFB)/Vlinetest__ALL.a: $(VDIRFB)/Vlinetest.h $(VDIRFB)/Vlinetest.cpp
|
| 53 |
|
|
$(VDIRFB)/Vlinetest__ALL.a: $(VDIRFB)/Vlinetest.mk
|
| 54 |
|
|
$(VDIRFB)/Vlinetest.h $(VDIRFB)/Vlinetest.cpp $(VDIRFB)/Vlinetest.mk: linetest.v
|
| 55 |
|
|
$(VDIRFB)/Vlinetest.h $(VDIRFB)/Vlinetest.cpp $(VDIRFB)/Vlinetest.mk: $(RTLDR)/rxuart.v $(RTLDR)/txuart.v
|
| 56 |
|
|
|
| 57 |
|
|
$(VDIRFB)/V%.cpp $(VDIRFB)/V%.h $(VDIRFB)/V%.mk: $(FBDIR)/%.v
|
| 58 |
|
|
verilator -cc -y ../../rtl $*.v
|
| 59 |
|
|
|
| 60 |
|
|
$(VDIRFB)/V%__ALL.a: $(VDIRFB)/V%.mk
|
| 61 |
|
|
cd $(VDIRFB); make -f V$*.mk
|
| 62 |
|
|
|
| 63 |
|
|
.PHONY: clean
|
| 64 |
|
|
clean:
|
| 65 |
|
|
rm -rf $(VDIRFB)/*.mk
|
| 66 |
|
|
rm -rf $(VDIRFB)/*.cpp
|
| 67 |
|
|
rm -rf $(VDIRFB)/*.h
|
| 68 |
|
|
rm -rf $(VDIRFB)/
|
| 69 |
|
|
|
