OpenCores
URL https://opencores.org/ocsvn/wbuart32/wbuart32/trunk

Subversion Repositories wbuart32

[/] [wbuart32/] [trunk/] [bench/] [verilog/] [README.md] - Blame information for rev 18

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 dgisselq
This directory contains three basic configurations for testing your UART
2
and proving that it works:
3 13 dgisselq
- [helloworld](helloworld.v): Displays the familiar "Hello, World!" message over and over.  Tests the transmit UART port.
4
- [echotest](echotest.v): Echoes any characters received directly back to the transmit port.  Two versions of this exist: one that processes characters and regenerates them, and another that just connects the input port to the output port.  These are good tests to be applied if you already know your transmit UART works.  If the transmitter works, then this will help to verify that your receiver works.  It's one fault is that it tends to support single character UART tests, hence the test below.
5
- [linetest](linetest.v): Reads a line of text, then parrots it back.  Tests both receive and transmit UART.
6
- [speechfifo](speechfifo.v): Recites the [Gettysburg address](../cpp/speech.txt) over and over again.  This can be used to test the transmit UART port, and particularly to test receivers to see if they can receive 1400+ characters at full speed without any problems.
7 5 dgisselq
 
8
Each of these configurations has a commented line defining OPT_STANDALONE within
9 13 dgisselq
it.  This option will automatically be defined if built within Verilator,
10
allowing the Verilator simulation to set the serial port parameters.  Otherwise,
11
you should be able to run these files as direct top level design files.  (You
12
will probably want to adjust the baud clock divider if so, so that you can set
13
to the baud rate you wish to generate as well as the clock rate you will be
14
generating this from.)
15 5 dgisselq
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.