1 |
2 |
specular |
# -------------------------------------------------------------------------- #
|
2 |
|
|
#
|
3 |
|
|
# Copyright (C) 1991-2013 Altera Corporation
|
4 |
|
|
# Your use of Altera Corporation's design tools, logic functions
|
5 |
|
|
# and other software and tools, and its AMPP partner logic
|
6 |
|
|
# functions, and any output files from any of the foregoing
|
7 |
|
|
# (including device programming or simulation files), and any
|
8 |
|
|
# associated documentation or information are expressly subject
|
9 |
|
|
# to the terms and conditions of the Altera Program License
|
10 |
|
|
# Subscription Agreement, Altera MegaCore Function License
|
11 |
|
|
# Agreement, or other applicable license agreement, including,
|
12 |
|
|
# without limitation, that your use is for the sole purpose of
|
13 |
|
|
# programming logic devices manufactured by Altera and sold by
|
14 |
|
|
# Altera or its authorized distributors. Please refer to the
|
15 |
|
|
# applicable agreement for further details.
|
16 |
|
|
#
|
17 |
|
|
# -------------------------------------------------------------------------- #
|
18 |
|
|
#
|
19 |
|
|
# Quartus II 64-Bit
|
20 |
|
|
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
|
21 |
|
|
# Date created = 08:16:54 July 05, 2013
|
22 |
|
|
#
|
23 |
|
|
# -------------------------------------------------------------------------- #
|
24 |
|
|
#
|
25 |
|
|
# Notes:
|
26 |
|
|
#
|
27 |
|
|
# 1) The default values for assignments are stored in the file:
|
28 |
|
|
# usbhost_assignment_defaults.qdf
|
29 |
|
|
# If this file doesn't exist, see file:
|
30 |
|
|
# assignment_defaults.qdf
|
31 |
|
|
#
|
32 |
|
|
# 2) Altera recommends that you do not modify this file. This
|
33 |
|
|
# file is updated automatically by the Quartus II software
|
34 |
|
|
# and any changes you make may be lost or overwritten.
|
35 |
|
|
#
|
36 |
|
|
# -------------------------------------------------------------------------- #
|
37 |
|
|
|
38 |
|
|
|
39 |
|
|
set_global_assignment -name FAMILY "Cyclone III"
|
40 |
|
|
set_global_assignment -name DEVICE EP3C16U484C6
|
41 |
|
|
set_global_assignment -name TOP_LEVEL_ENTITY d3d_top
|
42 |
|
|
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
|
43 |
|
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "08:16:54 JULY 05, 2013"
|
44 |
|
|
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
|
45 |
|
|
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
|
46 |
|
|
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
|
47 |
|
|
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
|
48 |
|
|
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
|
49 |
|
|
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
|
50 |
|
|
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
|
51 |
|
|
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
|
52 |
|
|
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
|
53 |
|
|
set_location_assignment PIN_G21 -to CLK
|
54 |
|
|
set_location_assignment PIN_B1 -to LEDG[9]
|
55 |
|
|
set_location_assignment PIN_B2 -to LEDG[8]
|
56 |
|
|
set_location_assignment PIN_C2 -to LEDG[7]
|
57 |
|
|
set_location_assignment PIN_C1 -to LEDG[6]
|
58 |
|
|
set_location_assignment PIN_E1 -to LEDG[5]
|
59 |
|
|
set_location_assignment PIN_F2 -to LEDG[4]
|
60 |
|
|
set_location_assignment PIN_H1 -to LEDG[3]
|
61 |
|
|
set_location_assignment PIN_J3 -to LEDG[2]
|
62 |
|
|
set_location_assignment PIN_J2 -to LEDG[1]
|
63 |
|
|
set_location_assignment PIN_J1 -to LEDG[0]
|
64 |
|
|
set_location_assignment PIN_E4 -to SW[8]
|
65 |
|
|
set_location_assignment PIN_E3 -to SW[7]
|
66 |
|
|
set_location_assignment PIN_H7 -to SW[6]
|
67 |
|
|
set_location_assignment PIN_J7 -to SW[5]
|
68 |
|
|
set_location_assignment PIN_G5 -to SW[4]
|
69 |
|
|
set_location_assignment PIN_G4 -to SW[3]
|
70 |
|
|
set_location_assignment PIN_H6 -to SW[2]
|
71 |
|
|
set_location_assignment PIN_H5 -to SW[1]
|
72 |
|
|
set_location_assignment PIN_J6 -to SW[0]
|
73 |
|
|
set_location_assignment PIN_F1 -to nBUTTON[2]
|
74 |
|
|
set_location_assignment PIN_G3 -to nBUTTON[1]
|
75 |
|
|
#set_location_assignment PIN_H2 -to nBUTTON[0]
|
76 |
|
|
set_location_assignment PIN_H2 -to RST
|
77 |
|
|
set_location_assignment PIN_U22 -to UART_RXD
|
78 |
|
|
set_location_assignment PIN_U21 -to UART_TXD
|
79 |
|
|
set_location_assignment PIN_V22 -to UART_RTS
|
80 |
|
|
set_location_assignment PIN_V21 -to UART_CTS
|
81 |
|
|
set_location_assignment PIN_J21 -to VGA_G[3]
|
82 |
|
|
set_location_assignment PIN_K17 -to VGA_G[2]
|
83 |
|
|
set_location_assignment PIN_J17 -to VGA_G[1]
|
84 |
|
|
set_location_assignment PIN_H22 -to VGA_G[0]
|
85 |
|
|
set_location_assignment PIN_L21 -to VGA_HS
|
86 |
|
|
set_location_assignment PIN_L22 -to VGA_VS
|
87 |
|
|
set_location_assignment PIN_H21 -to VGA_R[3]
|
88 |
|
|
set_location_assignment PIN_H20 -to VGA_R[2]
|
89 |
|
|
set_location_assignment PIN_H17 -to VGA_R[1]
|
90 |
|
|
set_location_assignment PIN_H19 -to VGA_R[0]
|
91 |
|
|
set_location_assignment PIN_K18 -to VGA_B[3]
|
92 |
|
|
set_location_assignment PIN_J22 -to VGA_B[2]
|
93 |
|
|
set_location_assignment PIN_K21 -to VGA_B[1]
|
94 |
|
|
set_location_assignment PIN_K22 -to VGA_B[0]
|
95 |
|
|
set_location_assignment PIN_E11 -to nHEX0[0]
|
96 |
|
|
set_location_assignment PIN_F11 -to nHEX0[1]
|
97 |
|
|
set_location_assignment PIN_H12 -to nHEX0[2]
|
98 |
|
|
set_location_assignment PIN_H13 -to nHEX0[3]
|
99 |
|
|
set_location_assignment PIN_G12 -to nHEX0[4]
|
100 |
|
|
set_location_assignment PIN_F12 -to nHEX0[5]
|
101 |
|
|
set_location_assignment PIN_F13 -to nHEX0[6]
|
102 |
|
|
set_location_assignment PIN_D13 -to nHEX0[7]
|
103 |
|
|
set_location_assignment PIN_A15 -to nHEX1[6]
|
104 |
|
|
set_location_assignment PIN_E14 -to nHEX1[5]
|
105 |
|
|
set_location_assignment PIN_B14 -to nHEX1[4]
|
106 |
|
|
set_location_assignment PIN_A14 -to nHEX1[3]
|
107 |
|
|
set_location_assignment PIN_C13 -to nHEX1[2]
|
108 |
|
|
set_location_assignment PIN_B13 -to nHEX1[1]
|
109 |
|
|
set_location_assignment PIN_A13 -to nHEX1[0]
|
110 |
|
|
set_location_assignment PIN_B15 -to nHEX1[7]
|
111 |
|
|
set_location_assignment PIN_F14 -to nHEX2[6]
|
112 |
|
|
set_location_assignment PIN_B17 -to nHEX2[5]
|
113 |
|
|
set_location_assignment PIN_A17 -to nHEX2[4]
|
114 |
|
|
set_location_assignment PIN_E15 -to nHEX2[3]
|
115 |
|
|
set_location_assignment PIN_B16 -to nHEX2[2]
|
116 |
|
|
set_location_assignment PIN_A16 -to nHEX2[1]
|
117 |
|
|
set_location_assignment PIN_D15 -to nHEX2[0]
|
118 |
|
|
set_location_assignment PIN_A18 -to nHEX2[7]
|
119 |
|
|
set_location_assignment PIN_G15 -to nHEX3[6]
|
120 |
|
|
set_location_assignment PIN_D19 -to nHEX3[5]
|
121 |
|
|
set_location_assignment PIN_C19 -to nHEX3[4]
|
122 |
|
|
set_location_assignment PIN_B19 -to nHEX3[3]
|
123 |
|
|
set_location_assignment PIN_A19 -to nHEX3[2]
|
124 |
|
|
set_location_assignment PIN_F15 -to nHEX3[1]
|
125 |
|
|
set_location_assignment PIN_B18 -to nHEX3[0]
|
126 |
|
|
set_location_assignment PIN_G16 -to nHEX3[7]
|
127 |
|
|
set_location_assignment PIN_G8 -to DRAM_CAS_N
|
128 |
|
|
set_location_assignment PIN_G7 -to DRAM_CS_N
|
129 |
|
|
set_location_assignment PIN_E5 -to DRAM_CLK
|
130 |
|
|
set_location_assignment PIN_E6 -to DRAM_CKE
|
131 |
|
|
set_location_assignment PIN_B5 -to DRAM_BA[0]
|
132 |
|
|
set_location_assignment PIN_A4 -to DRAM_BA[1]
|
133 |
|
|
set_location_assignment PIN_F10 -to DRAM_DQ[15]
|
134 |
|
|
set_location_assignment PIN_E10 -to DRAM_DQ[14]
|
135 |
|
|
set_location_assignment PIN_A10 -to DRAM_DQ[13]
|
136 |
|
|
set_location_assignment PIN_B10 -to DRAM_DQ[12]
|
137 |
|
|
set_location_assignment PIN_C10 -to DRAM_DQ[11]
|
138 |
|
|
set_location_assignment PIN_A9 -to DRAM_DQ[10]
|
139 |
|
|
set_location_assignment PIN_B9 -to DRAM_DQ[9]
|
140 |
|
|
set_location_assignment PIN_A8 -to DRAM_DQ[8]
|
141 |
|
|
set_location_assignment PIN_F8 -to DRAM_DQ[7]
|
142 |
|
|
set_location_assignment PIN_H9 -to DRAM_DQ[6]
|
143 |
|
|
set_location_assignment PIN_G9 -to DRAM_DQ[5]
|
144 |
|
|
set_location_assignment PIN_F9 -to DRAM_DQ[4]
|
145 |
|
|
set_location_assignment PIN_E9 -to DRAM_DQ[3]
|
146 |
|
|
set_location_assignment PIN_H10 -to DRAM_DQ[2]
|
147 |
|
|
set_location_assignment PIN_G10 -to DRAM_DQ[1]
|
148 |
|
|
set_location_assignment PIN_D10 -to DRAM_DQ[0]
|
149 |
|
|
set_location_assignment PIN_E7 -to DRAM_DQM[0]
|
150 |
|
|
set_location_assignment PIN_B8 -to DRAM_DQM[1]
|
151 |
|
|
set_location_assignment PIN_F7 -to DRAM_RAS_N
|
152 |
|
|
set_location_assignment PIN_D6 -to DRAM_WE_N
|
153 |
|
|
set_location_assignment PIN_C8 -to DRAM_ADDR[12]
|
154 |
|
|
set_location_assignment PIN_A7 -to DRAM_ADDR[11]
|
155 |
|
|
set_location_assignment PIN_B4 -to DRAM_ADDR[10]
|
156 |
|
|
set_location_assignment PIN_B7 -to DRAM_ADDR[9]
|
157 |
|
|
set_location_assignment PIN_C7 -to DRAM_ADDR[8]
|
158 |
|
|
set_location_assignment PIN_A6 -to DRAM_ADDR[7]
|
159 |
|
|
set_location_assignment PIN_B6 -to DRAM_ADDR[6]
|
160 |
|
|
set_location_assignment PIN_C6 -to DRAM_ADDR[5]
|
161 |
|
|
set_location_assignment PIN_A5 -to DRAM_ADDR[4]
|
162 |
|
|
set_location_assignment PIN_C3 -to DRAM_ADDR[3]
|
163 |
|
|
set_location_assignment PIN_B3 -to DRAM_ADDR[2]
|
164 |
|
|
set_location_assignment PIN_A3 -to DRAM_ADDR[1]
|
165 |
|
|
set_location_assignment PIN_C4 -to DRAM_ADDR[0]
|
166 |
|
|
|
167 |
|
|
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
|
168 |
|
|
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
|
169 |
|
|
set_location_assignment PIN_U8 -to USB_DP
|
170 |
|
|
set_location_assignment PIN_Y7 -to USB_DN
|
171 |
|
|
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
|
172 |
|
|
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
|
173 |
|
|
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
174 |
|
|
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
|
175 |
|
|
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
|
176 |
|
|
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
|
177 |
|
|
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
|
178 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLK
|
179 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to RST
|
180 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0]
|
181 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0]
|
182 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[0]
|
183 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_DN
|
184 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1]
|
185 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2]
|
186 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3]
|
187 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4]
|
188 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5]
|
189 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6]
|
190 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7]
|
191 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8]
|
192 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9]
|
193 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10]
|
194 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11]
|
195 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1]
|
196 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2]
|
197 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3]
|
198 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0]
|
199 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1]
|
200 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2]
|
201 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3]
|
202 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0]
|
203 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1]
|
204 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2]
|
205 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3]
|
206 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS
|
207 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0]
|
208 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1]
|
209 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2]
|
210 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3]
|
211 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS
|
212 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[1]
|
213 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[2]
|
214 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[3]
|
215 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[4]
|
216 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[5]
|
217 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[6]
|
218 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDG[7]
|
219 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_DP
|
220 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0]
|
221 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1]
|
222 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N
|
223 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE
|
224 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK
|
225 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N
|
226 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQM[0]
|
227 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQM[1]
|
228 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0]
|
229 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1]
|
230 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2]
|
231 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3]
|
232 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4]
|
233 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5]
|
234 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6]
|
235 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7]
|
236 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8]
|
237 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9]
|
238 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10]
|
239 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11]
|
240 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12]
|
241 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13]
|
242 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14]
|
243 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15]
|
244 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N
|
245 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N
|
246 |
|
|
set_global_assignment -name ENABLE_SIGNALTAP OFF
|
247 |
|
|
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON
|
248 |
|
|
set_global_assignment -name AUTO_RAM_TO_LCELL_CONVERSION OFF
|
249 |
|
|
set_location_assignment PIN_K1 -to DATA
|
250 |
|
|
set_location_assignment PIN_K2 -to DCLK
|
251 |
|
|
set_location_assignment PIN_E2 -to SCE
|
252 |
|
|
set_location_assignment PIN_D1 -to SDO
|
253 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DATA
|
254 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DCLK
|
255 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SCE
|
256 |
|
|
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SDO
|
257 |
|
|
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
258 |
|
|
set_global_assignment -name RESERVE_DATA1_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
259 |
|
|
set_global_assignment -name RESERVE_FLASH_NCE_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
260 |
|
|
set_global_assignment -name RESERVE_DCLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
|
261 |
|
|
set_global_assignment -name CYCLONEIII_CONFIGURATION_DEVICE AUTO
|
262 |
|
|
set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON
|
263 |
|
|
set_global_assignment -name SEARCH_PATH ../../../../rtl/include
|
264 |
|
|
|
265 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_geo_tri.v
|
266 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_3d_f22_to_i.v
|
267 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_geo_clip.v
|
268 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_geo_cull.v
|
269 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_3d_norm.v
|
270 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_3d_fcnv.v
|
271 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_3d_frcp_rom.v
|
272 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_3d_frcp.v
|
273 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_3d_fmul.v
|
274 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_3d_fadd.v
|
275 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_sys.v
|
276 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_geo_viewport.v
|
277 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_ras_state.v
|
278 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_ras_mem.v
|
279 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_ras_line.v
|
280 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_ras.v
|
281 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_geo_persdiv.v
|
282 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_mem_arb.v
|
283 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_geo_matrix.v
|
284 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_geo_mem.v
|
285 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_geo.v
|
286 |
|
|
set_global_assignment -name VERILOG_FILE ../../../../rtl/core/fm_3d_core.v
|
287 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/fm_hvc/fm_cmn_ram.v
|
288 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/fm_hvc/fm_hvc_dma.v
|
289 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/fm_hvc/fm_hvc_data.v
|
290 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/fm_hvc/fm_hvc_core.v
|
291 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/fm_hvc/fm_hvc.v
|
292 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/fm_hvc/fm_afifo.v
|
293 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/de0/fm_hsys.v
|
294 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/de0/fm_avalon.v
|
295 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/de0/fm_avalon_wb.v
|
296 |
|
|
set_global_assignment -name QSYS_FILE d3d_system.qsys
|
297 |
|
|
set_global_assignment -name VERILOG_FILE ../../../rtl/de0/d3d_top.v
|
298 |
|
|
set_global_assignment -name SDC_FILE d3d.sdc
|
299 |
|
|
set_global_assignment -name PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA OFF
|
300 |
|
|
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
|