OpenCores
URL https://opencores.org/ocsvn/wiegand_ctl/wiegand_ctl/trunk

Subversion Repositories wiegand_ctl

[/] [wiegand_ctl/] [trunk/] [syn/] [altera/] [wiegand_tx/] [output_files/] [wiegand_tx_top.fit.summary] - Blame information for rev 17

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 17 jeaander 
Fitter Status : Successful - Mon Feb 16 10:59:50 2015
2 
Quartus II 64-Bit Version : 14.0.0 Build 200 06/17/2014 SJ Web Edition
3 
Revision Name : wiegand_tx_top
4 
Top-level Entity Name : wiegand_tx_top
5 
Family : Cyclone IV GX
6 
Device : EP4CGX22CF19C6
7 
Timing Models : Final
8 
Total logic elements : 353 / 21,280 ( 2 % )
9 
    Total combinational functions : 242 / 21,280 ( 1 % )
10 
    Dedicated logic registers : 303 / 21,280 ( 1 % )
11 
Total registers : 303
12 
Total pins : 87 / 167 ( 52 % )
13 
Total virtual pins : 0
14 
Total memory bits : 0 / 774,144 ( 0 % )
15 
Embedded Multiplier 9-bit elements : 0 / 80 ( 0 % )
16 
Total GXB Receiver Channel PCS : 0 / 4 ( 0 % )
17 
Total GXB Receiver Channel PMA : 0 / 4 ( 0 % )
18 
Total GXB Transmitter Channel PCS : 0 / 4 ( 0 % )
19 
Total GXB Transmitter Channel PMA : 0 / 4 ( 0 % )
20 
Total PLLs : 0 / 4 ( 0 % )

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.