OpenCores
URL https://opencores.org/ocsvn/wiegand_ctl/wiegand_ctl/trunk

Subversion Repositories wiegand_ctl

[/] [wiegand_ctl/] [trunk/] [syn/] [altera/] [wiegand_tx/] [output_files/] [wiegand_tx_top.map.summary] - Blame information for rev 17

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 17 jeaander 
Analysis & Synthesis Status : Successful - Mon Feb 16 10:59:31 2015
2 
Quartus II 64-Bit Version : 14.0.0 Build 200 06/17/2014 SJ Web Edition
3 
Revision Name : wiegand_tx_top
4 
Top-level Entity Name : wiegand_tx_top
5 
Family : Cyclone IV GX
6 
Total logic elements : 409
7 
    Total combinational functions : 242
8 
    Dedicated logic registers : 303
9 
Total registers : 303
10 
Total pins : 87
11 
Total virtual pins : 0
12 
Total memory bits : 0
13 
Embedded Multiplier 9-bit elements : 0
14 
Total GXB Receiver Channel PCS : 0
15 
Total GXB Receiver Channel PMA : 0
16 
Total GXB Transmitter Channel PCS : 0
17 
Total GXB Transmitter Channel PMA : 0
18 
Total PLLs : 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.