1 |
17 |
jeaander |
//! **************************************************************************
|
2 |
|
|
// Written by: Map P.20131013 on Mon Feb 16 11:08:35 2015
|
3 |
|
|
//! **************************************************************************
|
4 |
|
|
|
5 |
|
|
SCHEMATIC START;
|
6 |
|
|
COMP "one_o" LOCATE = SITE "A2" LEVEL 1;
|
7 |
|
|
COMP "zero_o" LOCATE = SITE "A3" LEVEL 1;
|
8 |
|
|
TIMEGRP wb_clk_i = BEL "lock_cfg" BEL "full_dly" BEL "one_o" BEL "zero_o" BEL
|
9 |
|
|
"word_out_0" BEL "word_out_1" BEL "word_out_2" BEL "word_out_3" BEL
|
10 |
|
|
"word_out_4" BEL "word_out_5" BEL "word_out_6" BEL "word_out_7" BEL
|
11 |
|
|
"word_out_8" BEL "word_out_9" BEL "word_out_10" BEL "word_out_11" BEL
|
12 |
|
|
"word_out_12" BEL "word_out_13" BEL "word_out_14" BEL "word_out_15"
|
13 |
|
|
BEL "word_out_16" BEL "word_out_17" BEL "word_out_18" BEL
|
14 |
|
|
"word_out_19" BEL "word_out_20" BEL "word_out_21" BEL "word_out_22"
|
15 |
|
|
BEL "word_out_23" BEL "word_out_24" BEL "word_out_25" BEL
|
16 |
|
|
"word_out_26" BEL "word_out_27" BEL "word_out_28" BEL "word_out_29"
|
17 |
|
|
BEL "word_out_30" BEL "word_out_31" BEL "p2pCnt_0" BEL "p2pCnt_1" BEL
|
18 |
|
|
"p2pCnt_2" BEL "p2pCnt_3" BEL "p2pCnt_4" BEL "pulseCnt_0" BEL
|
19 |
|
|
"pulseCnt_1" BEL "pulseCnt_2" BEL "pulseCnt_3" BEL "pulseCnt_4" BEL
|
20 |
|
|
"pulseCnt_5" BEL "pulseCnt_6" BEL "pulseCnt_7" BEL "pulseCnt_8" BEL
|
21 |
|
|
"pulseCnt_9" BEL "pulseCnt_10" BEL "pulseCnt_11" BEL "pulseCnt_12" BEL
|
22 |
|
|
"pulseCnt_13" BEL "pulseCnt_14" BEL "pulseCnt_15" BEL "pulseCnt_16"
|
23 |
|
|
BEL "pulseCnt_17" BEL "pulseCnt_18" BEL "pulseCnt_19" BEL
|
24 |
|
|
"pulseCnt_20" BEL "pulseCnt_21" BEL "pulseCnt_22" BEL "pulseCnt_23"
|
25 |
|
|
BEL "pulseCnt_24" BEL "pulseCnt_25" BEL "pulseCnt_26" BEL
|
26 |
|
|
"pulseCnt_27" BEL "pulseCnt_28" BEL "pulseCnt_29" BEL "pulseCnt_30"
|
27 |
|
|
BEL "pulseCnt_31" BEL "bitCount_0" BEL "bitCount_1" BEL "bitCount_2"
|
28 |
|
|
BEL "bitCount_3" BEL "bitCount_4" BEL "bitCount_5" BEL "bitCount_6"
|
29 |
|
|
BEL "bitCountReg_0" BEL "bitCountReg_1" BEL "bitCountReg_2" BEL
|
30 |
|
|
"bitCountReg_3" BEL "bitCountReg_4" BEL "bitCountReg_5" BEL
|
31 |
|
|
"bitCountReg_6" BEL "state_FSM_FFd3" BEL "state_FSM_FFd1" BEL
|
32 |
|
|
"state_FSM_FFd2" BEL "wb_interface/pulsewidth_0" BEL
|
33 |
|
|
"wb_interface/pulsewidth_1" BEL "wb_interface/pulsewidth_2" BEL
|
34 |
|
|
"wb_interface/pulsewidth_3" BEL "wb_interface/pulsewidth_4" BEL
|
35 |
|
|
"wb_interface/pulsewidth_5" BEL "wb_interface/pulsewidth_6" BEL
|
36 |
|
|
"wb_interface/pulsewidth_7" BEL "wb_interface/pulsewidth_8" BEL
|
37 |
|
|
"wb_interface/pulsewidth_9" BEL "wb_interface/pulsewidth_10" BEL
|
38 |
|
|
"wb_interface/pulsewidth_11" BEL "wb_interface/pulsewidth_12" BEL
|
39 |
|
|
"wb_interface/pulsewidth_13" BEL "wb_interface/pulsewidth_14" BEL
|
40 |
|
|
"wb_interface/pulsewidth_15" BEL "wb_interface/pulsewidth_16" BEL
|
41 |
|
|
"wb_interface/pulsewidth_17" BEL "wb_interface/pulsewidth_18" BEL
|
42 |
|
|
"wb_interface/pulsewidth_19" BEL "wb_interface/pulsewidth_20" BEL
|
43 |
|
|
"wb_interface/pulsewidth_21" BEL "wb_interface/pulsewidth_22" BEL
|
44 |
|
|
"wb_interface/pulsewidth_23" BEL "wb_interface/pulsewidth_24" BEL
|
45 |
|
|
"wb_interface/pulsewidth_25" BEL "wb_interface/pulsewidth_26" BEL
|
46 |
|
|
"wb_interface/pulsewidth_27" BEL "wb_interface/pulsewidth_28" BEL
|
47 |
|
|
"wb_interface/pulsewidth_29" BEL "wb_interface/pulsewidth_30" BEL
|
48 |
|
|
"wb_interface/pulsewidth_31" BEL "wb_interface/size_8" BEL
|
49 |
|
|
"wb_interface/size_7" BEL "wb_interface/p2p_31" BEL
|
50 |
|
|
"wb_interface/p2p_30" BEL "wb_interface/p2p_29" BEL
|
51 |
|
|
"wb_interface/p2p_28" BEL "wb_interface/p2p_27" BEL
|
52 |
|
|
"wb_interface/p2p_26" BEL "wb_interface/p2p_25" BEL
|
53 |
|
|
"wb_interface/p2p_24" BEL "wb_interface/p2p_23" BEL
|
54 |
|
|
"wb_interface/p2p_22" BEL "wb_interface/p2p_21" BEL
|
55 |
|
|
"wb_interface/p2p_20" BEL "wb_interface/p2p_19" BEL
|
56 |
|
|
"wb_interface/p2p_18" BEL "wb_interface/p2p_17" BEL
|
57 |
|
|
"wb_interface/p2p_16" BEL "wb_interface/p2p_15" BEL
|
58 |
|
|
"wb_interface/p2p_14" BEL "wb_interface/p2p_13" BEL
|
59 |
|
|
"wb_interface/p2p_12" BEL "wb_interface/p2p_11" BEL
|
60 |
|
|
"wb_interface/p2p_10" BEL "wb_interface/p2p_9" BEL
|
61 |
|
|
"wb_interface/p2p_8" BEL "wb_interface/p2p_7" BEL "wb_interface/p2p_6"
|
62 |
|
|
BEL "wb_interface/p2p_5" BEL "wb_interface/p2p_4" BEL
|
63 |
|
|
"wb_interface/p2p_3" BEL "wb_interface/p2p_2" BEL "wb_interface/p2p_1"
|
64 |
|
|
BEL "wb_interface/p2p_0" BEL "wb_interface/rty" BEL "wb_interface/err"
|
65 |
|
|
BEL "wb_interface/ack" BEL
|
66 |
|
|
"datafifowrite/custom_fifo_dp5/mem[0].mem_byte/byte_reg_0" BEL
|
67 |
|
|
"datafifowrite/custom_fifo_dp5/mem[0].mem_byte/byte_reg_1" BEL
|
68 |
|
|
"datafifowrite/custom_fifo_dp5/mem[0].mem_byte/byte_reg_2" BEL
|
69 |
|
|
"datafifowrite/custom_fifo_dp5/mem[0].mem_byte/byte_reg_3" BEL
|
70 |
|
|
"datafifowrite/custom_fifo_dp5/mem[0].mem_byte/byte_reg_4" BEL
|
71 |
|
|
"datafifowrite/custom_fifo_dp5/mem[0].mem_byte/byte_reg_5" BEL
|
72 |
|
|
"datafifowrite/custom_fifo_dp5/mem[0].mem_byte/byte_reg_6" BEL
|
73 |
|
|
"datafifowrite/custom_fifo_dp5/mem[0].mem_byte/byte_reg_7" BEL
|
74 |
|
|
"datafifowrite/custom_fifo_dp5/mem[1].mem_byte/byte_reg_0" BEL
|
75 |
|
|
"datafifowrite/custom_fifo_dp5/mem[1].mem_byte/byte_reg_1" BEL
|
76 |
|
|
"datafifowrite/custom_fifo_dp5/mem[1].mem_byte/byte_reg_2" BEL
|
77 |
|
|
"datafifowrite/custom_fifo_dp5/mem[1].mem_byte/byte_reg_3" BEL
|
78 |
|
|
"datafifowrite/custom_fifo_dp5/mem[1].mem_byte/byte_reg_4" BEL
|
79 |
|
|
"datafifowrite/custom_fifo_dp5/mem[1].mem_byte/byte_reg_5" BEL
|
80 |
|
|
"datafifowrite/custom_fifo_dp5/mem[1].mem_byte/byte_reg_6" BEL
|
81 |
|
|
"datafifowrite/custom_fifo_dp5/mem[1].mem_byte/byte_reg_7" BEL
|
82 |
|
|
"datafifowrite/custom_fifo_dp5/mem[2].mem_byte/byte_reg_0" BEL
|
83 |
|
|
"datafifowrite/custom_fifo_dp5/mem[2].mem_byte/byte_reg_1" BEL
|
84 |
|
|
"datafifowrite/custom_fifo_dp5/mem[2].mem_byte/byte_reg_2" BEL
|
85 |
|
|
"datafifowrite/custom_fifo_dp5/mem[2].mem_byte/byte_reg_3" BEL
|
86 |
|
|
"datafifowrite/custom_fifo_dp5/mem[2].mem_byte/byte_reg_4" BEL
|
87 |
|
|
"datafifowrite/custom_fifo_dp5/mem[2].mem_byte/byte_reg_5" BEL
|
88 |
|
|
"datafifowrite/custom_fifo_dp5/mem[2].mem_byte/byte_reg_6" BEL
|
89 |
|
|
"datafifowrite/custom_fifo_dp5/mem[2].mem_byte/byte_reg_7" BEL
|
90 |
|
|
"datafifowrite/custom_fifo_dp5/fifo_out_7" BEL
|
91 |
|
|
"datafifowrite/custom_fifo_dp5/fifo_out_6" BEL
|
92 |
|
|
"datafifowrite/custom_fifo_dp5/fifo_out_5" BEL
|
93 |
|
|
"datafifowrite/custom_fifo_dp5/fifo_out_4" BEL
|
94 |
|
|
"datafifowrite/custom_fifo_dp5/fifo_out_3" BEL
|
95 |
|
|
"datafifowrite/custom_fifo_dp5/fifo_out_2" BEL
|
96 |
|
|
"datafifowrite/custom_fifo_dp5/fifo_out_1" BEL
|
97 |
|
|
"datafifowrite/custom_fifo_dp5/fifo_out_0" BEL
|
98 |
|
|
"datafifowrite/custom_fifo_dp5/addr_rd_0" BEL
|
99 |
|
|
"datafifowrite/custom_fifo_dp5/addr_wr_0" BEL
|
100 |
|
|
"datafifowrite/custom_fifo_dp5/addr_rd_2" BEL
|
101 |
|
|
"datafifowrite/custom_fifo_dp5/addr_wr_2" BEL
|
102 |
|
|
"datafifowrite/custom_fifo_dp5/addr_rd_1" BEL
|
103 |
|
|
"datafifowrite/custom_fifo_dp5/addr_wr_1" BEL
|
104 |
|
|
"datafifowrite/custom_fifo_dp6/mem[0].mem_byte/byte_reg_0" BEL
|
105 |
|
|
"datafifowrite/custom_fifo_dp6/mem[0].mem_byte/byte_reg_1" BEL
|
106 |
|
|
"datafifowrite/custom_fifo_dp6/mem[0].mem_byte/byte_reg_2" BEL
|
107 |
|
|
"datafifowrite/custom_fifo_dp6/mem[0].mem_byte/byte_reg_3" BEL
|
108 |
|
|
"datafifowrite/custom_fifo_dp6/mem[0].mem_byte/byte_reg_4" BEL
|
109 |
|
|
"datafifowrite/custom_fifo_dp6/mem[0].mem_byte/byte_reg_5" BEL
|
110 |
|
|
"datafifowrite/custom_fifo_dp6/mem[0].mem_byte/byte_reg_6" BEL
|
111 |
|
|
"datafifowrite/custom_fifo_dp6/mem[0].mem_byte/byte_reg_7" BEL
|
112 |
|
|
"datafifowrite/custom_fifo_dp6/mem[1].mem_byte/byte_reg_0" BEL
|
113 |
|
|
"datafifowrite/custom_fifo_dp6/mem[1].mem_byte/byte_reg_1" BEL
|
114 |
|
|
"datafifowrite/custom_fifo_dp6/mem[1].mem_byte/byte_reg_2" BEL
|
115 |
|
|
"datafifowrite/custom_fifo_dp6/mem[1].mem_byte/byte_reg_3" BEL
|
116 |
|
|
"datafifowrite/custom_fifo_dp6/mem[1].mem_byte/byte_reg_4" BEL
|
117 |
|
|
"datafifowrite/custom_fifo_dp6/mem[1].mem_byte/byte_reg_5" BEL
|
118 |
|
|
"datafifowrite/custom_fifo_dp6/mem[1].mem_byte/byte_reg_6" BEL
|
119 |
|
|
"datafifowrite/custom_fifo_dp6/mem[1].mem_byte/byte_reg_7" BEL
|
120 |
|
|
"datafifowrite/custom_fifo_dp6/mem[2].mem_byte/byte_reg_0" BEL
|
121 |
|
|
"datafifowrite/custom_fifo_dp6/mem[2].mem_byte/byte_reg_1" BEL
|
122 |
|
|
"datafifowrite/custom_fifo_dp6/mem[2].mem_byte/byte_reg_2" BEL
|
123 |
|
|
"datafifowrite/custom_fifo_dp6/mem[2].mem_byte/byte_reg_3" BEL
|
124 |
|
|
"datafifowrite/custom_fifo_dp6/mem[2].mem_byte/byte_reg_4" BEL
|
125 |
|
|
"datafifowrite/custom_fifo_dp6/mem[2].mem_byte/byte_reg_5" BEL
|
126 |
|
|
"datafifowrite/custom_fifo_dp6/mem[2].mem_byte/byte_reg_6" BEL
|
127 |
|
|
"datafifowrite/custom_fifo_dp6/mem[2].mem_byte/byte_reg_7" BEL
|
128 |
|
|
"datafifowrite/custom_fifo_dp6/fifo_out_7" BEL
|
129 |
|
|
"datafifowrite/custom_fifo_dp6/fifo_out_6" BEL
|
130 |
|
|
"datafifowrite/custom_fifo_dp6/fifo_out_5" BEL
|
131 |
|
|
"datafifowrite/custom_fifo_dp6/fifo_out_4" BEL
|
132 |
|
|
"datafifowrite/custom_fifo_dp6/fifo_out_3" BEL
|
133 |
|
|
"datafifowrite/custom_fifo_dp6/fifo_out_2" BEL
|
134 |
|
|
"datafifowrite/custom_fifo_dp6/fifo_out_1" BEL
|
135 |
|
|
"datafifowrite/custom_fifo_dp6/fifo_out_0" BEL
|
136 |
|
|
"datafifowrite/custom_fifo_dp6/addr_rd_0" BEL
|
137 |
|
|
"datafifowrite/custom_fifo_dp6/addr_wr_0" BEL
|
138 |
|
|
"datafifowrite/custom_fifo_dp6/addr_rd_2" BEL
|
139 |
|
|
"datafifowrite/custom_fifo_dp6/addr_wr_2" BEL
|
140 |
|
|
"datafifowrite/custom_fifo_dp6/addr_rd_1" BEL
|
141 |
|
|
"datafifowrite/custom_fifo_dp6/addr_wr_1" BEL
|
142 |
|
|
"datafifowrite/custom_fifo_dp7/mem[0].mem_byte/byte_reg_0" BEL
|
143 |
|
|
"datafifowrite/custom_fifo_dp7/mem[0].mem_byte/byte_reg_1" BEL
|
144 |
|
|
"datafifowrite/custom_fifo_dp7/mem[0].mem_byte/byte_reg_2" BEL
|
145 |
|
|
"datafifowrite/custom_fifo_dp7/mem[0].mem_byte/byte_reg_3" BEL
|
146 |
|
|
"datafifowrite/custom_fifo_dp7/mem[0].mem_byte/byte_reg_4" BEL
|
147 |
|
|
"datafifowrite/custom_fifo_dp7/mem[0].mem_byte/byte_reg_5" BEL
|
148 |
|
|
"datafifowrite/custom_fifo_dp7/mem[0].mem_byte/byte_reg_6" BEL
|
149 |
|
|
"datafifowrite/custom_fifo_dp7/mem[0].mem_byte/byte_reg_7" BEL
|
150 |
|
|
"datafifowrite/custom_fifo_dp7/mem[1].mem_byte/byte_reg_0" BEL
|
151 |
|
|
"datafifowrite/custom_fifo_dp7/mem[1].mem_byte/byte_reg_1" BEL
|
152 |
|
|
"datafifowrite/custom_fifo_dp7/mem[1].mem_byte/byte_reg_2" BEL
|
153 |
|
|
"datafifowrite/custom_fifo_dp7/mem[1].mem_byte/byte_reg_3" BEL
|
154 |
|
|
"datafifowrite/custom_fifo_dp7/mem[1].mem_byte/byte_reg_4" BEL
|
155 |
|
|
"datafifowrite/custom_fifo_dp7/mem[1].mem_byte/byte_reg_5" BEL
|
156 |
|
|
"datafifowrite/custom_fifo_dp7/mem[1].mem_byte/byte_reg_6" BEL
|
157 |
|
|
"datafifowrite/custom_fifo_dp7/mem[1].mem_byte/byte_reg_7" BEL
|
158 |
|
|
"datafifowrite/custom_fifo_dp7/mem[2].mem_byte/byte_reg_0" BEL
|
159 |
|
|
"datafifowrite/custom_fifo_dp7/mem[2].mem_byte/byte_reg_1" BEL
|
160 |
|
|
"datafifowrite/custom_fifo_dp7/mem[2].mem_byte/byte_reg_2" BEL
|
161 |
|
|
"datafifowrite/custom_fifo_dp7/mem[2].mem_byte/byte_reg_3" BEL
|
162 |
|
|
"datafifowrite/custom_fifo_dp7/mem[2].mem_byte/byte_reg_4" BEL
|
163 |
|
|
"datafifowrite/custom_fifo_dp7/mem[2].mem_byte/byte_reg_5" BEL
|
164 |
|
|
"datafifowrite/custom_fifo_dp7/mem[2].mem_byte/byte_reg_6" BEL
|
165 |
|
|
"datafifowrite/custom_fifo_dp7/mem[2].mem_byte/byte_reg_7" BEL
|
166 |
|
|
"datafifowrite/custom_fifo_dp7/fifo_out_7" BEL
|
167 |
|
|
"datafifowrite/custom_fifo_dp7/fifo_out_6" BEL
|
168 |
|
|
"datafifowrite/custom_fifo_dp7/fifo_out_5" BEL
|
169 |
|
|
"datafifowrite/custom_fifo_dp7/fifo_out_4" BEL
|
170 |
|
|
"datafifowrite/custom_fifo_dp7/fifo_out_3" BEL
|
171 |
|
|
"datafifowrite/custom_fifo_dp7/fifo_out_2" BEL
|
172 |
|
|
"datafifowrite/custom_fifo_dp7/fifo_out_1" BEL
|
173 |
|
|
"datafifowrite/custom_fifo_dp7/fifo_out_0" BEL
|
174 |
|
|
"datafifowrite/custom_fifo_dp7/addr_rd_0" BEL
|
175 |
|
|
"datafifowrite/custom_fifo_dp7/addr_wr_0" BEL
|
176 |
|
|
"datafifowrite/custom_fifo_dp7/addr_rd_2" BEL
|
177 |
|
|
"datafifowrite/custom_fifo_dp7/addr_wr_2" BEL
|
178 |
|
|
"datafifowrite/custom_fifo_dp7/addr_rd_1" BEL
|
179 |
|
|
"datafifowrite/custom_fifo_dp7/addr_wr_1" BEL
|
180 |
|
|
"datafifowrite/custom_fifo_dp8/mem[0].mem_byte/byte_reg_0" BEL
|
181 |
|
|
"datafifowrite/custom_fifo_dp8/mem[0].mem_byte/byte_reg_1" BEL
|
182 |
|
|
"datafifowrite/custom_fifo_dp8/mem[0].mem_byte/byte_reg_2" BEL
|
183 |
|
|
"datafifowrite/custom_fifo_dp8/mem[0].mem_byte/byte_reg_3" BEL
|
184 |
|
|
"datafifowrite/custom_fifo_dp8/mem[0].mem_byte/byte_reg_4" BEL
|
185 |
|
|
"datafifowrite/custom_fifo_dp8/mem[0].mem_byte/byte_reg_5" BEL
|
186 |
|
|
"datafifowrite/custom_fifo_dp8/mem[0].mem_byte/byte_reg_6" BEL
|
187 |
|
|
"datafifowrite/custom_fifo_dp8/mem[0].mem_byte/byte_reg_7" BEL
|
188 |
|
|
"datafifowrite/custom_fifo_dp8/mem[1].mem_byte/byte_reg_0" BEL
|
189 |
|
|
"datafifowrite/custom_fifo_dp8/mem[1].mem_byte/byte_reg_1" BEL
|
190 |
|
|
"datafifowrite/custom_fifo_dp8/mem[1].mem_byte/byte_reg_2" BEL
|
191 |
|
|
"datafifowrite/custom_fifo_dp8/mem[1].mem_byte/byte_reg_3" BEL
|
192 |
|
|
"datafifowrite/custom_fifo_dp8/mem[1].mem_byte/byte_reg_4" BEL
|
193 |
|
|
"datafifowrite/custom_fifo_dp8/mem[1].mem_byte/byte_reg_5" BEL
|
194 |
|
|
"datafifowrite/custom_fifo_dp8/mem[1].mem_byte/byte_reg_6" BEL
|
195 |
|
|
"datafifowrite/custom_fifo_dp8/mem[1].mem_byte/byte_reg_7" BEL
|
196 |
|
|
"datafifowrite/custom_fifo_dp8/mem[2].mem_byte/byte_reg_0" BEL
|
197 |
|
|
"datafifowrite/custom_fifo_dp8/mem[2].mem_byte/byte_reg_1" BEL
|
198 |
|
|
"datafifowrite/custom_fifo_dp8/mem[2].mem_byte/byte_reg_2" BEL
|
199 |
|
|
"datafifowrite/custom_fifo_dp8/mem[2].mem_byte/byte_reg_3" BEL
|
200 |
|
|
"datafifowrite/custom_fifo_dp8/mem[2].mem_byte/byte_reg_4" BEL
|
201 |
|
|
"datafifowrite/custom_fifo_dp8/mem[2].mem_byte/byte_reg_5" BEL
|
202 |
|
|
"datafifowrite/custom_fifo_dp8/mem[2].mem_byte/byte_reg_6" BEL
|
203 |
|
|
"datafifowrite/custom_fifo_dp8/mem[2].mem_byte/byte_reg_7" BEL
|
204 |
|
|
"datafifowrite/custom_fifo_dp8/fifo_out_7" BEL
|
205 |
|
|
"datafifowrite/custom_fifo_dp8/fifo_out_6" BEL
|
206 |
|
|
"datafifowrite/custom_fifo_dp8/fifo_out_5" BEL
|
207 |
|
|
"datafifowrite/custom_fifo_dp8/fifo_out_4" BEL
|
208 |
|
|
"datafifowrite/custom_fifo_dp8/fifo_out_3" BEL
|
209 |
|
|
"datafifowrite/custom_fifo_dp8/fifo_out_2" BEL
|
210 |
|
|
"datafifowrite/custom_fifo_dp8/fifo_out_1" BEL
|
211 |
|
|
"datafifowrite/custom_fifo_dp8/fifo_out_0" BEL
|
212 |
|
|
"datafifowrite/custom_fifo_dp8/addr_rd_0" BEL
|
213 |
|
|
"datafifowrite/custom_fifo_dp8/addr_wr_0" BEL
|
214 |
|
|
"datafifowrite/custom_fifo_dp8/addr_rd_2" BEL
|
215 |
|
|
"datafifowrite/custom_fifo_dp8/addr_wr_2" BEL
|
216 |
|
|
"datafifowrite/custom_fifo_dp8/addr_rd_1" BEL
|
217 |
|
|
"datafifowrite/custom_fifo_dp8/addr_wr_1" BEL "wb_interface/size_6"
|
218 |
|
|
BEL "wb_interface/size_5" BEL "wb_interface/size_4" BEL
|
219 |
|
|
"wb_interface/size_3" BEL "wb_interface/size_2" BEL
|
220 |
|
|
"wb_interface/size_1" BEL "wb_interface/size_0" BEL
|
221 |
|
|
"wb_clk_i_BUFGP/BUFG.GCLKMUX" BEL "wb_clk_i_BUFGP/BUFG";
|
222 |
|
|
TS_wb_clk_i = PERIOD TIMEGRP "wb_clk_i" 20 ns HIGH 50%;
|
223 |
|
|
SCHEMATIC END;
|
224 |
|
|
|