OpenCores
URL https://opencores.org/ocsvn/wisbone_2_ahb/wisbone_2_ahb/trunk

Subversion Repositories wisbone_2_ahb

[/] [wisbone_2_ahb/] [tags/] [t2/] [svtb/] [avm_svtb/] [wb_ahb_master.sv] - Blame information for rev 11

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 toomuch
//******************************************************************************************************
2
// Copyright (c) 2007 TooMuch Semiconductor Solutions Pvt Ltd.
3
 
4
 
5
//File name             :       wb_ahb_master.sv
6
//Date                  :        Aug, 2007
7
//Description           :       Master for initializing values during Reset State of Device
8
//Revision              :       1.0
9
 
10
//******************************************************************************************************
11
 
12
`timescale 1 ns/1 ps
13
 
14
import global::*;
15
module stimulus_gen( wb_ahb_if.master_wb m_wb,
16
                     input bit clk,
17
                     input bit reset);
18
 
19
//******************************************
20
// assign input clk and reset to stimulus gen
21
//******************************************
22
 
23
 assign m_wb.clk_i = clk;
24
 assign m_wb.rst_i = reset;
25
 
26
//*****************************************
27
// Values of various signals at Reset State of the Device
28
//*****************************************
29
always @(posedge m_wb.clk_i)
30
        if (m_wb.rst_i)
31
                begin
32
                m_wb.cyc_i='bx;
33
                m_wb.stb_i='bx;
34
                m_wb.sel_i='bx;
35
                m_wb.addr_i='bx;
36
                m_wb.data_i='bx;
37
                $display("Values of various signals at Reset State of the Device");
38
                $display("%0b, %0b, %0b, %0d, %0d" ,m_wb.cyc_i , m_wb.stb_i , m_wb.sel_i,m_wb.addr_i,m_wb.data_i );
39
                end
40
 
41
//******************************************
42
// initial signal setups
43
//******************************************
44
task initial_setup;
45
        begin
46
        @(posedge m_wb.clk_i);
47
        # 2     m_wb.cyc_i='b0;
48
                m_wb.stb_i='b0;
49
                m_wb.sel_i='b0;
50
                m_wb.we_i='bx;
51
                m_wb.addr_i='bx;
52
                m_wb.data_i='bx;
53
                $display("Initial signal setups values");
54
                $display("%0b, %0b, %0b, %0b, %0d, %0d" ,m_wb.cyc_i , m_wb.stb_i , m_wb.sel_i,m_wb.we_i,m_wb.addr_i,m_wb.data_i);
55
        #20     m_wb.cyc_i='b1;
56
                m_wb.stb_i='b1;
57
                m_wb.sel_i='b0;
58
                m_wb.we_i='b1;//Write operation
59
                $display("Initial signal setups values to start working");
60
                $display("at %0d ,%0b, %0b, %0b, %0b",$time,m_wb.cyc_i , m_wb.stb_i , m_wb.sel_i,m_wb.we_i );
61
 
62
        end
63
endtask
64
 
65
endmodule
66
 
67
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.