OpenCores
URL https://opencores.org/ocsvn/wisbone_2_ahb/wisbone_2_ahb/trunk

Subversion Repositories wisbone_2_ahb

[/] [wisbone_2_ahb/] [trunk/] [svtb/] [avm_svtb/] [global.sv] - Blame information for rev 11

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 toomuch
//******************************************************************************************************
2
// Copyright (c) 2007 TooMuch Semiconductor Solutions Pvt Ltd.
3
 
4
 
5
//File name             :       global.sv
6 8 toomuch
//Designer              :       Ravi S Gupta
7
//Date                  :       4 Sept, 2007
8 5 toomuch
//Description           :       Gloabl Declaration for WISHBONE_AHB Bridge used within Driver, Stimulus Generator and Monitor
9
//Revision              :       1.0
10
 
11
//******************************************************************************************************
12
 
13
// package decleration
14
package global;
15
 
16
parameter  int DWIDTH =32;
17
parameter  int AWIDTH =32;
18
parameter  int cyc_prd = 10;
19
 
20
typedef struct {
21
        rand logic [AWIDTH-1:0]adr;
22
        rand logic [DWIDTH-1:0]dat;
23
        logic wr; // write
24
        logic stb;
25
} wb_req_pkt;
26
 
27
typedef struct {
28
        rand logic [DWIDTH-1:0]dat;
29
        logic rdy;// hready
30
        logic trans;//htrans
31
} wb_res_pkt;
32
 
33
typedef struct {
34
        bit flag1;//read/write
35
        bit flag2;//ack
36
        logic wr; //write signal
37
        logic stb;//strobe for wait from master
38
        logic ack;//ack for wait state from slave
39
        logic [AWIDTH-1:0]adr1;
40
        logic [AWIDTH-1:0]adr2;
41
        logic [DWIDTH-1:0]dat1;
42
        logic [DWIDTH-1:0]dat2;
43
} monitor_pkt;
44
 
45
 
46
endpackage

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.