OpenCores
URL https://opencores.org/ocsvn/xenie/xenie/trunk

Subversion Repositories xenie

[/] [xenie/] [trunk/] [examples/] [Eth_example/] [mb_fw/] [xenie_eth_test_womtd/] [src/] [main.h] - Blame information for rev 4

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 DFC
/******************************************************************************
2
**
3
** (C) Copyright 2017 DFC Design, s.r.o., Brno, Czech Republic
4
** Author: Marek Kvas (m.kvas@dspfpga.com)
5
**
6
****************************************************************************
7
**
8
** This file is part of Xenia Ethernet Example project.
9
**
10
** Xenia Ethernet Example project is free software: you can
11
** redistribute it and/or modify it under the terms of
12
** the GNU Lesser General Public License as published by the Free
13
** Software Foundation, either version 3 of the License, or
14
** (at your option) any later version.
15
**
16
** Xenia Ethernet Example project is distributed in the hope that
17
** it will be useful, but WITHOUT ANY WARRANTY; without even
18
** the implied warranty of MERCHANTABILITY or FITNESS FOR A
19
** PARTICULAR PURPOSE.  See the GNU Lesser General Public License
20
** for more details.
21
**
22
** You should have received a copy of the GNU Lesser General Public
23
** License along with Xenia Ethernet Example project.  If not,
24
** see <http://www.gnu.org/licenses/>.
25
*******************************************************************************
26
*/
27
 
28
 
29
#ifndef __MAIN_H__
30
#define __MAIN_H__
31
 
32
/*
33
 * Structure describing revision info
34
 * that can be obtained from bitstream.
35
 */
36
struct bitstreamRev_s {
37
        u16     rev;
38
        u32 comp_date;
39
        u32 comp_time;
40
};
41
 
42
/*
43
 * Collection of system information that can be needed
44
 * on various places.
45
 */
46
struct sys_info_s {
47
        u16 hwRev;                                                              /* Revision of board */
48
        u16 fwRev;                                                              /* Revision of firmware */
49
        u8  uid[6];                                                             /* Unique identifier (possible MAC)*/
50
        struct bitstreamRev_s bitRev;                   /* Revision and built date of bitstream */
51
 
52
        struct {
53
                u32 ip;
54
                u32 netmask;
55
                u8  mac[6];
56
        } eth_settings;
57
        struct {
58
                int link_up;
59
                int speed;
60
        } eth_status;
61
};
62
 
63
 
64
 
65
#endif /*__MAIN_H__*/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.