| 1 |
6 |
DFC |
#
|
| 2 |
|
|
# Vivado (TM) v2016.4 (64-bit)
|
| 3 |
|
|
#
|
| 4 |
|
|
# recreate_project_xc7k160t.tcl: Tcl script for re-creating project 'eth_example'
|
| 5 |
|
|
#
|
| 6 |
|
|
# Generated by Vivado on Thu May 03 14:34:55 +0200 2018
|
| 7 |
|
|
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
|
| 8 |
|
|
#
|
| 9 |
|
|
# This file contains the Vivado Tcl commands for re-creating the project to the state*
|
| 10 |
|
|
# when this script was generated. In order to re-create the project, please source this
|
| 11 |
|
|
# file in the Vivado Tcl Shell.
|
| 12 |
|
|
#
|
| 13 |
|
|
# * Note that the runs in the created project will be configured the same way as the
|
| 14 |
|
|
# original project, however they will not be launched automatically. To regenerate the
|
| 15 |
|
|
# run results please launch the synthesis/implementation runs as needed.
|
| 16 |
|
|
#
|
| 17 |
|
|
#*****************************************************************************************
|
| 18 |
|
|
# NOTE: In order to use this script for source control purposes, please make sure that the
|
| 19 |
|
|
# following files are added to the source control system:-
|
| 20 |
|
|
#
|
| 21 |
|
|
# 1. This project restoration tcl script (recreate_project_xc7k160t.tcl) that was generated.
|
| 22 |
|
|
#
|
| 23 |
|
|
# 2. The following source(s) files that were local or imported into the original project.
|
| 24 |
|
|
# (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
|
| 25 |
|
|
#
|
| 26 |
|
|
# "C:/projects/dfc/xenie/Eth_example/trunk/src/bd/main_bd/main_bd.bd"
|
| 27 |
|
|
# "C:/projects/dfc/xenie/Eth_example/trunk/src/hdl/udp_ip_10g_test_app.vhd"
|
| 28 |
|
|
# "C:/projects/dfc/xenie/Eth_example/trunk/src/ip/rxaui_0/rxaui_0.xci"
|
| 29 |
|
|
# "C:/projects/dfc/xenie/Eth_example/trunk/src/hdl/xenie_eth_example.vhd"
|
| 30 |
|
|
# "C:/projects/dfc/xenie/Eth_example/trunk/src/bd/main_bd/ip/main_bd_mig_7series_0_0/mig_a.prj"
|
| 31 |
|
|
# "C:/projects/dfc/xenie/Eth_example/trunk/src/ip/udp_ip_10g_0/udp_ip_10g_0.xci"
|
| 32 |
|
|
# "C:/projects/dfc/xenie/Eth_example/trunk/src/constr/xenie_1_0.xdc"
|
| 33 |
|
|
#
|
| 34 |
|
|
# 3. The following remote source files that were added to the original project:-
|
| 35 |
|
|
#
|
| 36 |
|
|
# <none>
|
| 37 |
|
|
#
|
| 38 |
|
|
#*****************************************************************************************
|
| 39 |
|
|
|
| 40 |
|
|
# Set the reference directory to where the script is
|
| 41 |
|
|
set origin_dir [file normalize [file dirname [info script]]]
|
| 42 |
|
|
|
| 43 |
|
|
# Use origin directory path location variable, if specified in the tcl shell
|
| 44 |
|
|
if { [info exists ::origin_dir_loc] } {
|
| 45 |
|
|
set origin_dir $::origin_dir_loc
|
| 46 |
|
|
}
|
| 47 |
|
|
|
| 48 |
|
|
variable script_file
|
| 49 |
|
|
set script_file "recreate_project_xc7k160t.tcl"
|
| 50 |
|
|
|
| 51 |
|
|
# Help information for this script
|
| 52 |
|
|
proc help {} {
|
| 53 |
|
|
variable script_file
|
| 54 |
|
|
puts "\nDescription:"
|
| 55 |
|
|
puts "Recreate a Vivado project from this script. The created project will be"
|
| 56 |
|
|
puts "functionally equivalent to the original project for which this script was"
|
| 57 |
|
|
puts "generated. The script contains commands for creating a project, filesets,"
|
| 58 |
|
|
puts "runs, adding/importing sources and setting properties on various objects.\n"
|
| 59 |
|
|
puts "Syntax:"
|
| 60 |
|
|
puts "$script_file"
|
| 61 |
|
|
puts "$script_file -tclargs \[--origin_dir <path>\]"
|
| 62 |
|
|
puts "$script_file -tclargs \[--help\]\n"
|
| 63 |
|
|
puts "Usage:"
|
| 64 |
|
|
puts "Name Description"
|
| 65 |
|
|
puts "-------------------------------------------------------------------------"
|
| 66 |
|
|
puts "\[--origin_dir <path>\] Determine source file paths wrt this path. Default"
|
| 67 |
|
|
puts " origin_dir path value is \".\", otherwise, the value"
|
| 68 |
|
|
puts " that was set with the \"-paths_relative_to\" switch"
|
| 69 |
|
|
puts " when this script was generated.\n"
|
| 70 |
|
|
puts "\[--help\] Print help information for this script"
|
| 71 |
|
|
puts "-------------------------------------------------------------------------\n"
|
| 72 |
|
|
exit 0
|
| 73 |
|
|
}
|
| 74 |
|
|
|
| 75 |
|
|
if { $::argc > 0 } {
|
| 76 |
|
|
for {set i 0} {$i < [llength $::argc]} {incr i} {
|
| 77 |
|
|
set option [string trim [lindex $::argv $i]]
|
| 78 |
|
|
switch -regexp -- $option {
|
| 79 |
|
|
"--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
|
| 80 |
|
|
"--help" { help }
|
| 81 |
|
|
default {
|
| 82 |
|
|
if { [regexp {^-} $option] } {
|
| 83 |
|
|
puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
|
| 84 |
|
|
return 1
|
| 85 |
|
|
}
|
| 86 |
|
|
}
|
| 87 |
|
|
}
|
| 88 |
|
|
}
|
| 89 |
|
|
}
|
| 90 |
|
|
|
| 91 |
|
|
# Set the directory path for the original project from where this script was exported
|
| 92 |
|
|
set orig_proj_dir "[file normalize "$origin_dir/../../vivado"]"
|
| 93 |
|
|
|
| 94 |
|
|
# Create project
|
| 95 |
|
|
create_project eth_example $orig_proj_dir
|
| 96 |
|
|
|
| 97 |
|
|
|
| 98 |
|
|
# Set the directory path for the new project
|
| 99 |
|
|
set proj_dir [get_property directory [current_project]]
|
| 100 |
|
|
|
| 101 |
|
|
# Reconstruct message rules
|
| 102 |
|
|
# None
|
| 103 |
|
|
|
| 104 |
|
|
# Set project properties
|
| 105 |
|
|
set obj [get_projects eth_example]
|
| 106 |
|
|
set_property "board_part" "" $obj
|
| 107 |
|
|
set_property "compxlib.activehdl_compiled_library_dir" "$proj_dir/eth_example.cache/compile_simlib/activehdl" $obj
|
| 108 |
|
|
set_property "compxlib.funcsim" "1" $obj
|
| 109 |
|
|
set_property "compxlib.ies_compiled_library_dir" "$proj_dir/eth_example.cache/compile_simlib/ies" $obj
|
| 110 |
|
|
set_property "compxlib.modelsim_compiled_library_dir" "$proj_dir/eth_example.cache/compile_simlib/modelsim" $obj
|
| 111 |
|
|
set_property "compxlib.overwrite_libs" "0" $obj
|
| 112 |
|
|
set_property "compxlib.questa_compiled_library_dir" "$proj_dir/eth_example.cache/compile_simlib/questa" $obj
|
| 113 |
|
|
set_property "compxlib.riviera_compiled_library_dir" "$proj_dir/eth_example.cache/compile_simlib/riviera" $obj
|
| 114 |
|
|
set_property "compxlib.timesim" "1" $obj
|
| 115 |
|
|
set_property "compxlib.vcs_compiled_library_dir" "$proj_dir/eth_example.cache/compile_simlib/vcs" $obj
|
| 116 |
|
|
set_property "compxlib.xsim_compiled_library_dir" "" $obj
|
| 117 |
|
|
set_property "corecontainer.enable" "0" $obj
|
| 118 |
|
|
set_property "default_lib" "xil_defaultlib" $obj
|
| 119 |
|
|
set_property "dsa.num_compute_units" "16" $obj
|
| 120 |
|
|
set_property "enable_optional_runs_sta" "0" $obj
|
| 121 |
|
|
set_property "generate_ip_upgrade_log" "1" $obj
|
| 122 |
|
|
set_property "ip_cache_permissions" "read write" $obj
|
| 123 |
|
|
set_property "ip_output_repo" "$proj_dir/eth_example.cache/ip" $obj
|
| 124 |
|
|
set_property "managed_ip" "0" $obj
|
| 125 |
|
|
set_property "part" "xc7k160tffg676-1" $obj
|
| 126 |
|
|
set_property "pr_flow" "0" $obj
|
| 127 |
|
|
set_property "sim.ip.auto_export_scripts" "1" $obj
|
| 128 |
|
|
set_property "sim.use_ip_compiled_libs" "1" $obj
|
| 129 |
|
|
set_property "simulator_language" "Mixed" $obj
|
| 130 |
|
|
set_property "source_mgmt_mode" "All" $obj
|
| 131 |
|
|
set_property "target_language" "VHDL" $obj
|
| 132 |
|
|
set_property "target_simulator" "XSim" $obj
|
| 133 |
|
|
set_property "xpm_libraries" "XPM_CDC XPM_FIFO XPM_MEMORY" $obj
|
| 134 |
|
|
set_property "xsim.array_display_limit" "64" $obj
|
| 135 |
|
|
set_property "xsim.radix" "hex" $obj
|
| 136 |
|
|
set_property "xsim.time_unit" "ns" $obj
|
| 137 |
|
|
set_property "xsim.trace_limit" "65536" $obj
|
| 138 |
|
|
|
| 139 |
|
|
# Create 'sources_1' fileset (if not found)
|
| 140 |
|
|
if {[string equal [get_filesets -quiet sources_1] ""]} {
|
| 141 |
|
|
create_fileset -srcset sources_1
|
| 142 |
|
|
}
|
| 143 |
|
|
|
| 144 |
|
|
# Set IP repository paths
|
| 145 |
|
|
set obj [get_filesets sources_1]
|
| 146 |
|
|
set_property "ip_repo_paths" "[file normalize "$origin_dir/../../ip_repo"]" $obj
|
| 147 |
|
|
|
| 148 |
|
|
# Rebuild user ip_repo's index before adding any source files
|
| 149 |
|
|
update_ip_catalog -rebuild
|
| 150 |
|
|
|
| 151 |
|
|
|
| 152 |
|
|
# Create Block Design
|
| 153 |
|
|
set old_path [pwd]
|
| 154 |
|
|
cd $origin_dir/../
|
| 155 |
|
|
proc wrap_recreate_bd {run_dir} {
|
| 156 |
|
|
source $run_dir/recreate_bd_xc7k160t.tcl
|
| 157 |
|
|
|
| 158 |
|
|
# Generate the wrapper (unused)
|
| 159 |
|
|
#set design_name [get_bd_designs]
|
| 160 |
|
|
#make_wrapper -files [get_files $design_name.bd] -top -import
|
| 161 |
|
|
}
|
| 162 |
|
|
wrap_recreate_bd $origin_dir
|
| 163 |
|
|
|
| 164 |
|
|
cd $old_path
|
| 165 |
|
|
|
| 166 |
|
|
|
| 167 |
|
|
# Set 'sources_1' fileset object
|
| 168 |
|
|
set obj [get_filesets sources_1]
|
| 169 |
|
|
set files [list \
|
| 170 |
|
|
"[file normalize "$origin_dir/../bd/main_bd/main_bd.bd"]"\
|
| 171 |
|
|
"[file normalize "$origin_dir/../hdl/udp_ip_10g_test_app.vhd"]"\
|
| 172 |
|
|
"[file normalize "$origin_dir/../ip/rxaui_0/rxaui_0.xci"]"\
|
| 173 |
|
|
"[file normalize "$origin_dir/../hdl/xenie_eth_example.vhd"]"\
|
| 174 |
|
|
"[file normalize "$origin_dir/../bd/main_bd/ip/main_bd_mig_7series_0_0/mig_b.prj"]"\
|
| 175 |
|
|
]
|
| 176 |
|
|
add_files -norecurse -fileset $obj $files
|
| 177 |
|
|
|
| 178 |
|
|
# Set 'sources_1' fileset file properties for remote files
|
| 179 |
|
|
# None
|
| 180 |
|
|
|
| 181 |
|
|
# Set 'sources_1' fileset file properties for local files
|
| 182 |
|
|
set file "main_bd/main_bd.bd"
|
| 183 |
|
|
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
|
| 184 |
|
|
set_property "exclude_debug_logic" "0" $file_obj
|
| 185 |
|
|
if { ![get_property "is_locked" $file_obj] } {
|
| 186 |
|
|
set_property "generate_synth_checkpoint" "1" $file_obj
|
| 187 |
|
|
}
|
| 188 |
|
|
set_property "is_enabled" "1" $file_obj
|
| 189 |
|
|
set_property "is_global_include" "0" $file_obj
|
| 190 |
|
|
if { ![get_property "is_locked" $file_obj] } {
|
| 191 |
|
|
set_property "is_locked" "0" $file_obj
|
| 192 |
|
|
}
|
| 193 |
|
|
set_property "library" "xil_defaultlib" $file_obj
|
| 194 |
|
|
set_property "path_mode" "RelativeFirst" $file_obj
|
| 195 |
|
|
if { ![get_property "is_locked" $file_obj] } {
|
| 196 |
|
|
set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
|
| 197 |
|
|
}
|
| 198 |
|
|
set_property "used_in" "synthesis implementation simulation" $file_obj
|
| 199 |
|
|
set_property "used_in_implementation" "1" $file_obj
|
| 200 |
|
|
set_property "used_in_simulation" "1" $file_obj
|
| 201 |
|
|
set_property "used_in_synthesis" "1" $file_obj
|
| 202 |
|
|
|
| 203 |
|
|
set file "hdl/udp_ip_10g_test_app.vhd"
|
| 204 |
|
|
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
|
| 205 |
|
|
set_property "file_type" "VHDL" $file_obj
|
| 206 |
|
|
set_property "is_enabled" "1" $file_obj
|
| 207 |
|
|
set_property "is_global_include" "0" $file_obj
|
| 208 |
|
|
set_property "library" "xil_defaultlib" $file_obj
|
| 209 |
|
|
set_property "path_mode" "RelativeFirst" $file_obj
|
| 210 |
|
|
set_property "used_in" "synthesis simulation" $file_obj
|
| 211 |
|
|
set_property "used_in_simulation" "1" $file_obj
|
| 212 |
|
|
set_property "used_in_synthesis" "1" $file_obj
|
| 213 |
|
|
|
| 214 |
|
|
set file "rxaui_0/rxaui_0.xci"
|
| 215 |
|
|
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
|
| 216 |
|
|
set_property "is_enabled" "1" $file_obj
|
| 217 |
|
|
set_property "is_global_include" "0" $file_obj
|
| 218 |
|
|
set_property "library" "xil_defaultlib" $file_obj
|
| 219 |
|
|
set_property "path_mode" "RelativeFirst" $file_obj
|
| 220 |
|
|
set_property "used_in" "synthesis implementation simulation" $file_obj
|
| 221 |
|
|
set_property "used_in_implementation" "1" $file_obj
|
| 222 |
|
|
set_property "used_in_simulation" "1" $file_obj
|
| 223 |
|
|
set_property "used_in_synthesis" "1" $file_obj
|
| 224 |
|
|
|
| 225 |
|
|
set file "hdl/xenie_eth_example.vhd"
|
| 226 |
|
|
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
|
| 227 |
|
|
set_property "file_type" "VHDL" $file_obj
|
| 228 |
|
|
set_property "is_enabled" "1" $file_obj
|
| 229 |
|
|
set_property "is_global_include" "0" $file_obj
|
| 230 |
|
|
set_property "library" "xil_defaultlib" $file_obj
|
| 231 |
|
|
set_property "path_mode" "RelativeFirst" $file_obj
|
| 232 |
|
|
set_property "used_in" "synthesis simulation" $file_obj
|
| 233 |
|
|
set_property "used_in_simulation" "1" $file_obj
|
| 234 |
|
|
set_property "used_in_synthesis" "1" $file_obj
|
| 235 |
|
|
|
| 236 |
|
|
set file "main_bd_mig_7series_0_0/mig_b.prj"
|
| 237 |
|
|
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
|
| 238 |
|
|
set_property "is_enabled" "1" $file_obj
|
| 239 |
|
|
set_property "is_global_include" "0" $file_obj
|
| 240 |
|
|
set_property "library" "xil_defaultlib" $file_obj
|
| 241 |
|
|
set_property "path_mode" "RelativeFirst" $file_obj
|
| 242 |
|
|
set_property "scoped_to_cells" "" $file_obj
|
| 243 |
|
|
set_property "scoped_to_ref" "" $file_obj
|
| 244 |
|
|
set_property "used_in" "synthesis" $file_obj
|
| 245 |
|
|
set_property "used_in_synthesis" "1" $file_obj
|
| 246 |
|
|
|
| 247 |
|
|
|
| 248 |
|
|
# Set 'sources_1' fileset properties
|
| 249 |
|
|
set obj [get_filesets sources_1]
|
| 250 |
|
|
set_property "design_mode" "RTL" $obj
|
| 251 |
|
|
set_property "edif_extra_search_paths" "" $obj
|
| 252 |
|
|
set_property "elab_link_dcps" "1" $obj
|
| 253 |
|
|
set_property "elab_load_timing_constraints" "1" $obj
|
| 254 |
|
|
set_property "generic" "" $obj
|
| 255 |
|
|
set_property "include_dirs" "" $obj
|
| 256 |
|
|
set_property "lib_map_file" "" $obj
|
| 257 |
|
|
set_property "loop_count" "1000" $obj
|
| 258 |
|
|
set_property "name" "sources_1" $obj
|
| 259 |
|
|
set_property "top" "xenie_eth_example" $obj
|
| 260 |
|
|
set_property "verilog_define" "" $obj
|
| 261 |
|
|
set_property "verilog_uppercase" "0" $obj
|
| 262 |
|
|
|
| 263 |
|
|
# Set 'sources_1' fileset object
|
| 264 |
|
|
set obj [get_filesets sources_1]
|
| 265 |
|
|
set files [list \
|
| 266 |
|
|
"[file normalize "$origin_dir/../ip/udp_ip_10g_0/udp_ip_10g_0.xci"]"\
|
| 267 |
|
|
]
|
| 268 |
|
|
add_files -norecurse -fileset $obj $files
|
| 269 |
|
|
|
| 270 |
|
|
# Set 'sources_1' fileset file properties for remote files
|
| 271 |
|
|
# None
|
| 272 |
|
|
|
| 273 |
|
|
# Set 'sources_1' fileset file properties for local files
|
| 274 |
|
|
set file "udp_ip_10g_0/udp_ip_10g_0.xci"
|
| 275 |
|
|
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
|
| 276 |
|
|
if { ![get_property "is_locked" $file_obj] } {
|
| 277 |
|
|
set_property "generate_synth_checkpoint" "1" $file_obj
|
| 278 |
|
|
}
|
| 279 |
|
|
set_property "is_enabled" "1" $file_obj
|
| 280 |
|
|
set_property "is_global_include" "0" $file_obj
|
| 281 |
|
|
set_property "library" "xil_defaultlib" $file_obj
|
| 282 |
|
|
set_property "path_mode" "RelativeFirst" $file_obj
|
| 283 |
|
|
set_property "used_in" "synthesis implementation simulation" $file_obj
|
| 284 |
|
|
set_property "used_in_implementation" "1" $file_obj
|
| 285 |
|
|
set_property "used_in_simulation" "1" $file_obj
|
| 286 |
|
|
set_property "used_in_synthesis" "1" $file_obj
|
| 287 |
|
|
|
| 288 |
|
|
|
| 289 |
|
|
# Create 'constrs_1' fileset (if not found)
|
| 290 |
|
|
if {[string equal [get_filesets -quiet constrs_1] ""]} {
|
| 291 |
|
|
create_fileset -constrset constrs_1
|
| 292 |
|
|
}
|
| 293 |
|
|
|
| 294 |
|
|
# Set 'constrs_1' fileset object
|
| 295 |
|
|
set obj [get_filesets constrs_1]
|
| 296 |
|
|
|
| 297 |
|
|
# Add/Import constrs file and set constrs file properties
|
| 298 |
|
|
set file "[file normalize "$origin_dir/../constr/xenie_1_0.xdc"]"
|
| 299 |
|
|
set file_added [add_files -norecurse -fileset $obj $file]
|
| 300 |
|
|
set file "constr/xenie_1_0.xdc"
|
| 301 |
|
|
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
|
| 302 |
|
|
set_property "file_type" "XDC" $file_obj
|
| 303 |
|
|
set_property "is_enabled" "1" $file_obj
|
| 304 |
|
|
set_property "is_global_include" "0" $file_obj
|
| 305 |
|
|
set_property "library" "xil_defaultlib" $file_obj
|
| 306 |
|
|
set_property "path_mode" "RelativeFirst" $file_obj
|
| 307 |
|
|
set_property "processing_order" "NORMAL" $file_obj
|
| 308 |
|
|
set_property "scoped_to_cells" "" $file_obj
|
| 309 |
|
|
set_property "scoped_to_ref" "" $file_obj
|
| 310 |
|
|
set_property "used_in" "synthesis implementation" $file_obj
|
| 311 |
|
|
set_property "used_in_implementation" "1" $file_obj
|
| 312 |
|
|
set_property "used_in_synthesis" "1" $file_obj
|
| 313 |
|
|
|
| 314 |
|
|
# Set 'constrs_1' fileset properties
|
| 315 |
|
|
set obj [get_filesets constrs_1]
|
| 316 |
|
|
set_property "name" "constrs_1" $obj
|
| 317 |
|
|
set_property "target_constrs_file" "[file normalize "$origin_dir/../constr/xenie_1_0.xdc"]" $obj
|
| 318 |
|
|
|
| 319 |
|
|
# Create 'sim_1' fileset (if not found)
|
| 320 |
|
|
if {[string equal [get_filesets -quiet sim_1] ""]} {
|
| 321 |
|
|
create_fileset -simset sim_1
|
| 322 |
|
|
}
|
| 323 |
|
|
|
| 324 |
|
|
# Set 'sim_1' fileset object
|
| 325 |
|
|
set obj [get_filesets sim_1]
|
| 326 |
|
|
# Empty (no sources present)
|
| 327 |
|
|
|
| 328 |
|
|
# Set 'sim_1' fileset properties
|
| 329 |
|
|
set obj [get_filesets sim_1]
|
| 330 |
|
|
set_property "generic" "" $obj
|
| 331 |
|
|
set_property "include_dirs" "" $obj
|
| 332 |
|
|
set_property "name" "sim_1" $obj
|
| 333 |
|
|
set_property "nl.cell" "" $obj
|
| 334 |
|
|
set_property "nl.incl_unisim_models" "0" $obj
|
| 335 |
|
|
set_property "nl.process_corner" "slow" $obj
|
| 336 |
|
|
set_property "nl.rename_top" "" $obj
|
| 337 |
|
|
set_property "nl.sdf_anno" "1" $obj
|
| 338 |
|
|
set_property "nl.write_all_overrides" "0" $obj
|
| 339 |
|
|
set_property "runtime" "1000ns" $obj
|
| 340 |
|
|
set_property "source_set" "sources_1" $obj
|
| 341 |
|
|
set_property "top" "xenie_eth_example" $obj
|
| 342 |
|
|
set_property "transport_int_delay" "0" $obj
|
| 343 |
|
|
set_property "transport_path_delay" "0" $obj
|
| 344 |
|
|
set_property "unit_under_test" "" $obj
|
| 345 |
|
|
set_property "verilog_define" "" $obj
|
| 346 |
|
|
set_property "verilog_uppercase" "0" $obj
|
| 347 |
|
|
set_property "xelab.debug_level" "typical" $obj
|
| 348 |
|
|
set_property "xelab.dll" "0" $obj
|
| 349 |
|
|
set_property "xelab.load_glbl" "1" $obj
|
| 350 |
|
|
set_property "xelab.more_options" "" $obj
|
| 351 |
|
|
set_property "xelab.mt_level" "auto" $obj
|
| 352 |
|
|
set_property "xelab.nosort" "1" $obj
|
| 353 |
|
|
set_property "xelab.rangecheck" "0" $obj
|
| 354 |
|
|
set_property "xelab.relax" "1" $obj
|
| 355 |
|
|
set_property "xelab.sdf_delay" "sdfmax" $obj
|
| 356 |
|
|
set_property "xelab.snapshot" "" $obj
|
| 357 |
|
|
set_property "xelab.unifast" "" $obj
|
| 358 |
|
|
set_property "xsim.compile.incremental" "0" $obj
|
| 359 |
|
|
set_property "xsim.compile.xvhdl.more_options" "" $obj
|
| 360 |
|
|
set_property "xsim.compile.xvhdl.nosort" "1" $obj
|
| 361 |
|
|
set_property "xsim.compile.xvhdl.relax" "1" $obj
|
| 362 |
|
|
set_property "xsim.compile.xvlog.more_options" "" $obj
|
| 363 |
|
|
set_property "xsim.compile.xvlog.nosort" "1" $obj
|
| 364 |
|
|
set_property "xsim.compile.xvlog.relax" "1" $obj
|
| 365 |
|
|
set_property "xsim.elaborate.debug_level" "typical" $obj
|
| 366 |
|
|
set_property "xsim.elaborate.load_glbl" "1" $obj
|
| 367 |
|
|
set_property "xsim.elaborate.mt_level" "auto" $obj
|
| 368 |
|
|
set_property "xsim.elaborate.rangecheck" "0" $obj
|
| 369 |
|
|
set_property "xsim.elaborate.relax" "1" $obj
|
| 370 |
|
|
set_property "xsim.elaborate.sdf_delay" "sdfmax" $obj
|
| 371 |
|
|
set_property "xsim.elaborate.snapshot" "" $obj
|
| 372 |
|
|
set_property "xsim.elaborate.xelab.more_options" "" $obj
|
| 373 |
|
|
set_property "xsim.more_options" "" $obj
|
| 374 |
|
|
set_property "xsim.saif" "" $obj
|
| 375 |
|
|
set_property "xsim.simulate.log_all_signals" "0" $obj
|
| 376 |
|
|
set_property "xsim.simulate.runtime" "1000ns" $obj
|
| 377 |
|
|
set_property "xsim.simulate.saif" "" $obj
|
| 378 |
|
|
set_property "xsim.simulate.saif_all_signals" "0" $obj
|
| 379 |
|
|
set_property "xsim.simulate.saif_scope" "" $obj
|
| 380 |
|
|
set_property "xsim.simulate.wdb" "" $obj
|
| 381 |
|
|
set_property "xsim.simulate.xsim.more_options" "" $obj
|
| 382 |
|
|
set_property "xsim.tclbatch" "" $obj
|
| 383 |
|
|
set_property "xsim.view" "" $obj
|
| 384 |
|
|
set_property "xsim.wdb" "" $obj
|
| 385 |
|
|
|
| 386 |
|
|
# Create 'synth_1' run (if not found)
|
| 387 |
|
|
if {[string equal [get_runs -quiet synth_1] ""]} {
|
| 388 |
|
|
create_run -name synth_1 -part xc7k160tffg676-1 -flow {Vivado Synthesis 2016} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
|
| 389 |
|
|
} else {
|
| 390 |
|
|
set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
|
| 391 |
|
|
set_property flow "Vivado Synthesis 2016" [get_runs synth_1]
|
| 392 |
|
|
}
|
| 393 |
|
|
set obj [get_runs synth_1]
|
| 394 |
|
|
set_property "constrset" "constrs_1" $obj
|
| 395 |
|
|
set_property "description" "Vivado Synthesis Defaults" $obj
|
| 396 |
|
|
set_property "flow" "Vivado Synthesis 2016" $obj
|
| 397 |
|
|
set_property "name" "synth_1" $obj
|
| 398 |
|
|
set_property "needs_refresh" "0" $obj
|
| 399 |
|
|
set_property "part" "xc7k160tffg676-1" $obj
|
| 400 |
|
|
set_property "srcset" "sources_1" $obj
|
| 401 |
|
|
set_property "strategy" "Vivado Synthesis Defaults" $obj
|
| 402 |
|
|
set_property "incremental_checkpoint" "" $obj
|
| 403 |
|
|
set_property "include_in_archive" "1" $obj
|
| 404 |
|
|
set_property "steps.synth_design.tcl.pre" "[file normalize "$origin_dir/setCompileTime.tcl"]" $obj
|
| 405 |
|
|
set_property "steps.synth_design.tcl.post" "" $obj
|
| 406 |
|
|
set_property "steps.synth_design.args.flatten_hierarchy" "none" $obj
|
| 407 |
|
|
set_property "steps.synth_design.args.gated_clock_conversion" "off" $obj
|
| 408 |
|
|
set_property "steps.synth_design.args.bufg" "12" $obj
|
| 409 |
|
|
set_property "steps.synth_design.args.fanout_limit" "10000" $obj
|
| 410 |
|
|
set_property "steps.synth_design.args.directive" "Default" $obj
|
| 411 |
|
|
set_property "steps.synth_design.args.retiming" "0" $obj
|
| 412 |
|
|
set_property "steps.synth_design.args.fsm_extraction" "auto" $obj
|
| 413 |
|
|
set_property "steps.synth_design.args.keep_equivalent_registers" "0" $obj
|
| 414 |
|
|
set_property "steps.synth_design.args.resource_sharing" "auto" $obj
|
| 415 |
|
|
set_property "steps.synth_design.args.control_set_opt_threshold" "auto" $obj
|
| 416 |
|
|
set_property "steps.synth_design.args.no_lc" "0" $obj
|
| 417 |
|
|
set_property "steps.synth_design.args.no_srlextract" "0" $obj
|
| 418 |
|
|
set_property "steps.synth_design.args.shreg_min_size" "3" $obj
|
| 419 |
|
|
set_property "steps.synth_design.args.max_bram" "-1" $obj
|
| 420 |
|
|
set_property "steps.synth_design.args.max_uram" "-1" $obj
|
| 421 |
|
|
set_property "steps.synth_design.args.max_dsp" "-1" $obj
|
| 422 |
|
|
set_property "steps.synth_design.args.max_bram_cascade_height" "-1" $obj
|
| 423 |
|
|
set_property "steps.synth_design.args.max_uram_cascade_height" "-1" $obj
|
| 424 |
|
|
set_property "steps.synth_design.args.cascade_dsp" "auto" $obj
|
| 425 |
|
|
set_property "steps.synth_design.args.assert" "0" $obj
|
| 426 |
|
|
set_property -name {steps.synth_design.args.more options} -value {-generic g_compilation_date=$compileTime} -objects $obj
|
| 427 |
|
|
|
| 428 |
|
|
# set the current synth run
|
| 429 |
|
|
current_run -synthesis [get_runs synth_1]
|
| 430 |
|
|
|
| 431 |
|
|
# Create 'impl_1' run (if not found)
|
| 432 |
|
|
if {[string equal [get_runs -quiet impl_1] ""]} {
|
| 433 |
|
|
create_run -name impl_1 -part xc7k160tffg676-1 -flow {Vivado Implementation 2016} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
|
| 434 |
|
|
} else {
|
| 435 |
|
|
set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
|
| 436 |
|
|
set_property flow "Vivado Implementation 2016" [get_runs impl_1]
|
| 437 |
|
|
}
|
| 438 |
|
|
set obj [get_runs impl_1]
|
| 439 |
|
|
set_property "constrset" "constrs_1" $obj
|
| 440 |
|
|
set_property "description" "Default settings for Implementation." $obj
|
| 441 |
|
|
set_property "flow" "Vivado Implementation 2016" $obj
|
| 442 |
|
|
set_property "name" "impl_1" $obj
|
| 443 |
|
|
set_property "needs_refresh" "0" $obj
|
| 444 |
|
|
set_property "part" "xc7k160tffg676-1" $obj
|
| 445 |
|
|
set_property "pr_configuration" "" $obj
|
| 446 |
|
|
set_property "srcset" "sources_1" $obj
|
| 447 |
|
|
set_property "strategy" "Vivado Implementation Defaults" $obj
|
| 448 |
|
|
set_property "incremental_checkpoint" "" $obj
|
| 449 |
|
|
set_property "include_in_archive" "1" $obj
|
| 450 |
|
|
set_property "steps.opt_design.is_enabled" "1" $obj
|
| 451 |
|
|
set_property "steps.opt_design.tcl.pre" "" $obj
|
| 452 |
|
|
set_property "steps.opt_design.tcl.post" "" $obj
|
| 453 |
|
|
set_property "steps.opt_design.args.verbose" "0" $obj
|
| 454 |
|
|
set_property "steps.opt_design.args.directive" "Default" $obj
|
| 455 |
|
|
set_property -name {steps.opt_design.args.more options} -value {} -objects $obj
|
| 456 |
|
|
set_property "steps.power_opt_design.is_enabled" "0" $obj
|
| 457 |
|
|
set_property "steps.power_opt_design.tcl.pre" "" $obj
|
| 458 |
|
|
set_property "steps.power_opt_design.tcl.post" "" $obj
|
| 459 |
|
|
set_property -name {steps.power_opt_design.args.more options} -value {} -objects $obj
|
| 460 |
|
|
set_property "steps.place_design.tcl.pre" "" $obj
|
| 461 |
|
|
set_property "steps.place_design.tcl.post" "" $obj
|
| 462 |
|
|
set_property "steps.place_design.args.directive" "Default" $obj
|
| 463 |
|
|
set_property -name {steps.place_design.args.more options} -value {} -objects $obj
|
| 464 |
|
|
set_property "steps.post_place_power_opt_design.is_enabled" "0" $obj
|
| 465 |
|
|
set_property "steps.post_place_power_opt_design.tcl.pre" "" $obj
|
| 466 |
|
|
set_property "steps.post_place_power_opt_design.tcl.post" "" $obj
|
| 467 |
|
|
set_property -name {steps.post_place_power_opt_design.args.more options} -value {} -objects $obj
|
| 468 |
|
|
set_property "steps.phys_opt_design.is_enabled" "0" $obj
|
| 469 |
|
|
set_property "steps.phys_opt_design.tcl.pre" "" $obj
|
| 470 |
|
|
set_property "steps.phys_opt_design.tcl.post" "" $obj
|
| 471 |
|
|
set_property "steps.phys_opt_design.args.directive" "Default" $obj
|
| 472 |
|
|
set_property -name {steps.phys_opt_design.args.more options} -value {} -objects $obj
|
| 473 |
|
|
set_property "steps.route_design.tcl.pre" "" $obj
|
| 474 |
|
|
set_property "steps.route_design.tcl.post" "" $obj
|
| 475 |
|
|
set_property "steps.route_design.args.directive" "Default" $obj
|
| 476 |
|
|
set_property -name {steps.route_design.args.more options} -value {} -objects $obj
|
| 477 |
|
|
set_property "steps.post_route_phys_opt_design.is_enabled" "0" $obj
|
| 478 |
|
|
set_property "steps.post_route_phys_opt_design.tcl.pre" "" $obj
|
| 479 |
|
|
set_property "steps.post_route_phys_opt_design.tcl.post" "" $obj
|
| 480 |
|
|
set_property "steps.post_route_phys_opt_design.args.directive" "Default" $obj
|
| 481 |
|
|
set_property -name {steps.post_route_phys_opt_design.args.more options} -value {} -objects $obj
|
| 482 |
|
|
set_property "steps.write_bitstream.tcl.pre" "" $obj
|
| 483 |
|
|
set_property "steps.write_bitstream.tcl.post" "" $obj
|
| 484 |
|
|
set_property "steps.write_bitstream.args.raw_bitfile" "0" $obj
|
| 485 |
|
|
set_property "steps.write_bitstream.args.mask_file" "0" $obj
|
| 486 |
|
|
set_property "steps.write_bitstream.args.no_binary_bitfile" "0" $obj
|
| 487 |
|
|
set_property "steps.write_bitstream.args.bin_file" "0" $obj
|
| 488 |
|
|
set_property "steps.write_bitstream.args.readback_file" "0" $obj
|
| 489 |
|
|
set_property "steps.write_bitstream.args.logic_location_file" "0" $obj
|
| 490 |
|
|
set_property "steps.write_bitstream.args.verbose" "0" $obj
|
| 491 |
|
|
set_property -name {steps.write_bitstream.args.more options} -value {} -objects $obj
|
| 492 |
|
|
|
| 493 |
|
|
# set the current impl run
|
| 494 |
|
|
current_run -implementation [get_runs impl_1]
|
| 495 |
|
|
|
| 496 |
|
|
puts "INFO: Project created:eth_example"
|
