OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [rtl/] [verilog/] [xgate_top.v] - Blame information for rev 15

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 rehayes
////////////////////////////////////////////////////////////////////////////////
2
//
3
//  XGATE Coprocessor - XGATE Top Level Module
4
//
5
//  Author: Robert Hayes
6
//          rehayes@opencores.org
7
//
8
//  Downloaded from: http://www.opencores.org/projects/xgate.....
9
//
10
////////////////////////////////////////////////////////////////////////////////
11
// Copyright (c) 2009, Robert Hayes
12
//
13
// This source file is free software: you can redistribute it and/or modify
14
// it under the terms of the GNU Lesser General Public License as published
15
// by the Free Software Foundation, either version 3 of the License, or
16
// (at your option) any later version.
17
//
18
// Supplemental terms.
19
//     * Redistributions of source code must retain the above copyright
20
//       notice, this list of conditions and the following disclaimer.
21
//     * Neither the name of the <organization> nor the
22
//       names of its contributors may be used to endorse or promote products
23
//       derived from this software without specific prior written permission.
24
//
25
// THIS SOFTWARE IS PROVIDED BY Robert Hayes ''AS IS'' AND ANY
26
// EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
27
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
28
// DISCLAIMED. IN NO EVENT SHALL Robert Hayes BE LIABLE FOR ANY
29
// DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
30
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
31
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
32
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
33
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
34
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
35
//
36
// You should have received a copy of the GNU General Public License
37
// along with this program.  If not, see <http://www.gnu.org/licenses/>.
38
////////////////////////////////////////////////////////////////////////////////
39
// 45678901234567890123456789012345678901234567890123456789012345678901234567890
40
 
41
module xgate_top #(parameter ARST_LVL = 1'b0,      // asynchronous reset level
42
                   parameter SINGLE_CYCLE = 1'b0,  // 
43
                   parameter MAX_CHANNEL = 127,    // Max XGATE Interrupt Channel Number
44
                   parameter DWIDTH = 16)          // Data bus width
45
  (
46 5 rehayes
  // Wishbone Slave Signals
47
  output    [DWIDTH-1:0] wbs_dat_o,     // databus output
48
  output                 wbs_ack_o,     // bus cycle acknowledge output
49
  input                  wbs_clk_i,     // master clock input
50
  input                  wbs_rst_i,     // synchronous active high reset
51
  input                  arst_i,        // asynchronous reset
52
  input            [4:0] wbs_adr_i,     // lower address bits
53
  input     [DWIDTH-1:0] wbs_dat_i,     // databus input
54
  input                  wbs_we_i,      // write enable input
55
  input                  wbs_stb_i,     // stobe/core select signal
56
  input                  wbs_cyc_i,     // valid bus cycle input
57
  input            [1:0] wbs_sel_i,     // Select byte in word bus transaction
58
  // Wishbone Master Signals
59
  output    [DWIDTH-1:0] wbm_dat_o,     // databus output
60
  output                 wbm_we_o,      // write enable output
61
  output                 wbm_stb_o,     // stobe/core select signal
62
  output                 wbm_cyc_o,     // valid bus cycle output
63
  output          [ 1:0] wbm_sel_o,     // Select byte in word bus transaction
64
  output          [15:0] wbm_adr_o,     // Address bits
65
  input     [DWIDTH-1:0] wbm_dat_i,     // databus input
66
  input                  wbm_ack_i,     // bus cycle acknowledge input
67 2 rehayes
  // XGATE IO Signals
68 5 rehayes
  output          [ 7:0] xgswt,         // XGATE Software Trigger Register
69 2 rehayes
  output                 write_mem_strb_l, // Strobe for writing low data byte
70
  output                 write_mem_strb_h, // Strobe for writing high data bye
71 12 rehayes
  output                 xg_sw_irq,        // Xgate Software interrupt
72 2 rehayes
  output [MAX_CHANNEL:0] xgif,             // XGATE Interrupt Flag
73
  input  [MAX_CHANNEL:0] chan_req_i,       // XGATE Interrupt request
74
  input                  risc_clk,         // Clock for RISC core
75
  input                  scantestmode      // Chip in in scan test mode
76
  );
77
 
78
  wire        zero_flag;
79
  wire        negative_flag;
80
  wire        carry_flag;
81
  wire        overflow_flag;
82
  wire [15:0] xgr1;          // XGATE Register #1
83
  wire [15:0] xgr2;          // XGATE Register #2
84
  wire [15:0] xgr3;          // XGATE Register #3
85
  wire [15:0] xgr4;          // XGATE Register #4
86
  wire [15:0] xgr5;          // XGATE Register #5
87
  wire [15:0] xgr6;          // XGATE Register #6
88
  wire [15:0] xgr7;          // XGATE Register #7
89
 
90
  wire [15:0] xgisp74;       // XGATE Interrupt level 7-4 stack pointer
91
  wire [15:0] xgisp30;       // XGATE Interrupt level 3-0 stack pointer
92
 
93
  wire        write_xgmctl;  // Write Strobe for XGMCTL register
94
  wire        write_xgisp74; // Write Strobe for XGISP74 register
95
  wire        write_xgisp31; // Write Strobe for XGISP31 register
96
  wire        write_xgvbr;   // Write Strobe for XGVBR_LO register
97
  wire        write_xgif_7;  // Write Strobe for Interrupt Flag Register 7
98
  wire        write_xgif_6;  // Write Strobe for Interrupt Flag Register 6
99
  wire        write_xgif_5;  // Write Strobe for Interrupt Flag Register 5
100
  wire        write_xgif_4;  // Write Strobe for Interrupt Flag Register 4
101
  wire        write_xgif_3;  // Write Strobe for Interrupt Flag Register 3
102
  wire        write_xgif_2;  // Write Strobe for Interrupt Flag Register 2
103
  wire        write_xgif_1;  // Write Strobe for Interrupt Flag Register 1
104
  wire        write_xgif_0;  // Write Strobe for Interrupt Flag Register 0
105
  wire        write_xgswt;   // Write Strobe for XGSWT register
106
  wire        write_xgsem;   // Write Strobe for XGSEM register
107
  wire        write_xgccr;   // Write Strobe for XGATE Condition Code Register
108
  wire        write_xgpc;    // Write Strobe for XGATE Program Counter
109
  wire        write_xgr7;    // Write Strobe for XGATE Data Register R7
110
  wire        write_xgr6;    // Write Strobe for XGATE Data Register R6
111
  wire        write_xgr5;    // Write Strobe for XGATE Data Register R5
112
  wire        write_xgr4;    // Write Strobe for XGATE Data Register R4
113
  wire        write_xgr3;    // Write Strobe for XGATE Data Register R3
114
  wire        write_xgr2;    // Write Strobe for XGATE Data Register R2
115
  wire        write_xgr1;    // Write Strobe for XGATE Data Register R1
116
 
117
  wire        clear_xgif_7;    // Strobe for decode to clear interrupt flag bank 7
118
  wire        clear_xgif_6;    // Strobe for decode to clear interrupt flag bank 6
119
  wire        clear_xgif_5;    // Strobe for decode to clear interrupt flag bank 5
120
  wire        clear_xgif_4;    // Strobe for decode to clear interrupt flag bank 4
121
  wire        clear_xgif_3;    // Strobe for decode to clear interrupt flag bank 3
122
  wire        clear_xgif_2;    // Strobe for decode to clear interrupt flag bank 2
123
  wire        clear_xgif_1;    // Strobe for decode to clear interrupt flag bank 1
124
  wire        clear_xgif_0;    // Strobe for decode to clear interrupt flag bank 0
125
  wire [15:0] clear_xgif_data; // Data for decode to clear interrupt flag
126
 
127
  wire        xge;           // XGATE Module Enable
128
  wire        xgfrz;         // Stop XGATE in Freeze Mode
129 15 rehayes
  wire        xgdbg_set;     // Enter XGATE Debug Mode
130
  wire        xgdbg_clear;   // Leave XGATE Debug Mode
131 2 rehayes
  wire        xgss;          // XGATE Single Step
132
  wire        xgsweif_c;     // Clear XGATE Software Error Interrupt FLag
133
  wire        xgie;          // XGATE Interrupt Enable
134
  wire [ 6:0] int_req;       // Encoded interrupt request
135
  wire [ 6:0] xgchid;        // Channel actively being processed
136
  wire [15:1] xgvbr;         // XGATE vector Base Address Register
137 12 rehayes
  wire        brk_irq_ena;   // Enable BRK instruction to generate interrupt
138 2 rehayes
 
139 5 rehayes
  wire [15:0] xgate_address;   //
140
  wire [15:0] write_mem_data;  //
141
  wire [15:0] read_mem_data;   //
142
  wire        mem_req_ack;     //
143 12 rehayes
 
144
  wire        debug_active;    // RISC state machine in Debug mode 
145 5 rehayes
 
146 2 rehayes
  wire [ 7:0] host_semap;    // Semaphore status for host
147
//  wire [15:0] write_mem_data;
148
//  wire [15:0] read_mem_data;
149
//  wire [15:0] perif_data;
150
 
151
 
152
  // ---------------------------------------------------------------------------
153
  // Wishbone Slave Bus interface
154
  xgate_wbs_bus #(.ARST_LVL(ARST_LVL),
155 5 rehayes
                  .SINGLE_CYCLE(SINGLE_CYCLE))
156 2 rehayes
    wishbone_s(
157
    .wbs_dat_o( wbs_dat_o ),
158
    .wbs_ack_o( wbs_ack_o ),
159
    .wbs_clk_i( wbs_clk_i ),
160
    .wbs_rst_i( wbs_rst_i ),
161
    .arst_i( arst_i ),
162
    .wbs_adr_i( wbs_adr_i ),
163
    .wbs_dat_i( wbs_dat_i ),
164
    .wbs_we_i( wbs_we_i ),
165
    .wbs_stb_i( wbs_stb_i ),
166
    .wbs_cyc_i( wbs_cyc_i ),
167
    .wbs_sel_i( wbs_sel_i ),
168
 
169
    // outputs
170
    .sync_reset( sync_reset ),
171
    .write_xgmctl( write_xgmctl ),
172
    .write_xgisp74( write_xgisp74 ),
173
    .write_xgisp30( write_xgisp30 ),
174
    .write_xgvbr( write_xgvbr ),
175
    .write_xgif_7( write_xgif_7 ),
176
    .write_xgif_6( write_xgif_6 ),
177
    .write_xgif_5( write_xgif_5 ),
178
    .write_xgif_4( write_xgif_4 ),
179
    .write_xgif_3( write_xgif_3 ),
180
    .write_xgif_2( write_xgif_2 ),
181
    .write_xgif_1( write_xgif_1 ),
182
    .write_xgif_0( write_xgif_0 ),
183
    .write_xgswt( write_xgswt ),
184
    .write_xgsem( write_xgsem ),
185
    .write_xgccr( write_xgccr ),
186
    .write_xgpc( write_xgpc ),
187
    .write_xgr7( write_xgr7 ),
188
    .write_xgr6( write_xgr6 ),
189
    .write_xgr5( write_xgr5 ),
190
    .write_xgr4( write_xgr4 ),
191
    .write_xgr3( write_xgr3 ),
192
    .write_xgr2( write_xgr2 ),
193
    .write_xgr1( write_xgr1 ),
194
    // inputs    
195
    .async_rst_b  ( async_rst_b ),
196
    .read_regs    (               // in  -- read register bits
197
                   { xgr7,             // XGR7
198
                     xgr6,             // XGR6
199
                     xgr5,             // XGR5
200
                     xgr4,             // XGR4
201
                     xgr3,             // XGR3
202
                     xgr2,             // XGR2
203
                     xgr1,             // XGR1
204
                     16'b0,            // Reserved (XGR0)
205
                     xgate_address,    // XGPC
206
                     {12'h000,  negative_flag, zero_flag, overflow_flag, carry_flag},  // XGCCR
207
                     16'b0,  // Reserved
208
                     {8'h00, host_semap},  // XGSEM
209
                     {8'h00, xgswt},  // XGSWT
210
                     xgif[ 15:  0],  // XGIF_0
211
                     xgif[ 31: 16],  // XGIF_1
212
                     xgif[ 47: 32],  // XGIF_2
213
                     xgif[ 63: 48],  // XGIF_3
214
                     xgif[ 79: 64],  // XGIF_4
215
                     xgif[ 95: 80],  // XGIF_5
216
                     xgif[111: 96],  // XGIF_6
217
                     xgif[127:112],  // XGIF_7
218
                     {xgvbr[15:1], 1'b0},  // XGVBR
219
                     xgisp30,  // Reserved
220
                     xgisp74,  // Reserved
221
                     {8'b0, 1'b0, xgchid},  // XGCHID
222 12 rehayes
                     {8'b0, xge, xgfrz, debug_active, 1'b0, 2'b0, xg_sw_irq, xgie}  // XGMCTL
223 2 rehayes
                   }
224
                  )
225
  );
226
 
227
  // ---------------------------------------------------------------------------
228
  xgate_regs #(.ARST_LVL(ARST_LVL),
229
               .MAX_CHANNEL(MAX_CHANNEL))
230
    regs(
231
    // outputs
232
    .xge( xge ),
233
    .xgfrz( xgfrz ),
234 15 rehayes
    .xgdbg_set( xgdbg_set ),
235
    .xgdbg_clear( xgdbg_clear ),
236 2 rehayes
    .xgss( xgss ),
237
    .xgsweif_c( xgsweif_c ),
238
    .xgie( xgie ),
239 12 rehayes
    .brk_irq_ena( brk_irq_ena ),
240 2 rehayes
    .xgvbr( xgvbr ),
241
    .xgswt( xgswt ),
242
    .xgisp74( xgisp74 ),
243
    .xgisp30( xgisp30 ),
244
    .clear_xgif_7( clear_xgif_7 ),
245
    .clear_xgif_6( clear_xgif_6 ),
246
    .clear_xgif_5( clear_xgif_5 ),
247
    .clear_xgif_4( clear_xgif_4 ),
248
    .clear_xgif_3( clear_xgif_3 ),
249
    .clear_xgif_2( clear_xgif_2 ),
250
    .clear_xgif_1( clear_xgif_1 ),
251
    .clear_xgif_0( clear_xgif_0 ),
252
    .clear_xgif_data( clear_xgif_data ),
253
 
254
    // inputs
255
    .async_rst_b( async_rst_b ),
256
    .sync_reset( sync_reset ),
257
    .bus_clk( wbs_clk_i ),
258
    .write_bus( wbs_dat_i ),
259
    .write_xgmctl( write_xgmctl ),
260
    .write_xgisp74( write_xgisp74 ),
261
    .write_xgisp30( write_xgisp30 ),
262
    .write_xgvbr( write_xgvbr ),
263
    .write_xgif_7( write_xgif_7 ),
264
    .write_xgif_6( write_xgif_6 ),
265
    .write_xgif_5( write_xgif_5 ),
266
    .write_xgif_4( write_xgif_4 ),
267
    .write_xgif_3( write_xgif_3 ),
268
    .write_xgif_2( write_xgif_2 ),
269
    .write_xgif_1( write_xgif_1 ),
270
    .write_xgif_0( write_xgif_0 ),
271
    .write_xgswt( write_xgswt )
272
 
273
 
274
  );
275
 
276
  // ---------------------------------------------------------------------------
277
  xgate_risc #(.MAX_CHANNEL(MAX_CHANNEL))
278
    risc(
279
    // outputs
280
    .xgate_address( xgate_address ),
281
    .write_mem_strb_l( write_mem_strb_l ),
282
    .write_mem_strb_h( write_mem_strb_h ),
283
    .write_mem_data( write_mem_data ),
284
    .zero_flag( zero_flag ),
285
    .negative_flag( negative_flag ),
286
    .carry_flag( carry_flag ),
287
    .overflow_flag( overflow_flag ),
288
    .xgchid( xgchid ),
289
    .host_semap( host_semap ),
290
    .xgr1( xgr1 ),
291
    .xgr2( xgr2 ),
292
    .xgr3( xgr3 ),
293
    .xgr4( xgr4 ),
294
    .xgr5( xgr5 ),
295
    .xgr6( xgr6 ),
296
    .xgr7( xgr7 ),
297
    .xgif( xgif ),
298 12 rehayes
    .debug_active( debug_active ),
299
    .xg_sw_irq( xg_sw_irq ),
300 2 rehayes
 
301
    // inputs
302
    .risc_clk( risc_clk ),
303
    .perif_data( wbs_dat_i ),
304
    .async_rst_b( async_rst_b ),
305
    .read_mem_data( read_mem_data ),
306 5 rehayes
    .mem_req_ack( mem_req_ack ),
307 2 rehayes
    .xge( xge ),
308
    .xgfrz( xgfrz ),
309 15 rehayes
    .xgdbg_set( xgdbg_set ),
310
    .xgdbg_clear( xgdbg_clear ),
311 2 rehayes
    .xgss( xgss ),
312
    .xgvbr( xgvbr ),
313 5 rehayes
    .int_req( int_req ),
314 12 rehayes
    .xgie( xgie ),
315
    .brk_irq_ena( brk_irq_ena ),
316 2 rehayes
    .write_xgsem( write_xgsem ),
317
    .write_xgccr( write_xgccr ),
318
    .write_xgpc( write_xgpc ),
319
    .write_xgr7( write_xgr7 ),
320
    .write_xgr6( write_xgr6 ),
321
    .write_xgr5( write_xgr5 ),
322
    .write_xgr4( write_xgr4 ),
323
    .write_xgr3( write_xgr3 ),
324
    .write_xgr2( write_xgr2 ),
325
    .write_xgr1( write_xgr1 ),
326
    .clear_xgif_7( clear_xgif_7 ),
327
    .clear_xgif_6( clear_xgif_6 ),
328
    .clear_xgif_5( clear_xgif_5 ),
329
    .clear_xgif_4( clear_xgif_4 ),
330
    .clear_xgif_3( clear_xgif_3 ),
331
    .clear_xgif_2( clear_xgif_2 ),
332
    .clear_xgif_1( clear_xgif_1 ),
333
    .clear_xgif_0( clear_xgif_0 ),
334 12 rehayes
    .xgsweif_c( xgsweif_c ),
335 2 rehayes
    .clear_xgif_data( clear_xgif_data )
336
  );
337
 
338
  xgate_irq_encode #(.MAX_CHANNEL(MAX_CHANNEL))
339
    irq_encode(
340
    // outputs
341
    .int_req( int_req ),
342
    // inputs
343
    .chan_req_i( chan_req_i )
344
  );
345
 
346 5 rehayes
  // ---------------------------------------------------------------------------
347
  // Wishbone Master Bus interface
348
  xgate_wbm_bus #(.ARST_LVL(ARST_LVL))
349
    wishbone_m(
350
  // Wishbone Master Signals
351
    .wbm_dat_o( wbm_dat_o ),
352
    .wbm_we_o( wbm_we_o ),
353
    .wbm_stb_o( wbm_stb_o ),
354
    .wbm_cyc_o( wbm_cyc_o ),
355
    .wbm_sel_o( wbm_sel_o ),
356
    .wbm_adr_o( wbm_adr_o ),
357
    .wbm_dat_i( wbm_dat_i ),
358
    .wbm_ack_i( wbm_ack_i ),
359
    .wbs_clk_i( wbs_clk_i ),
360
    .wbs_rst_i( wbs_rst_i ),
361
    .arst_i( arst_i ),
362
 // XGATE Control Signals
363
    .read_mem_data( read_mem_data ),
364
    .xgate_address( xgate_address ),
365
    .mem_req_ack( mem_req_ack ),
366
    .write_mem_strb_l( write_mem_strb_l ),
367
    .write_mem_strb_h( write_mem_strb_h ),
368
    .write_mem_data( write_mem_data )
369
  );
370 2 rehayes
 
371 5 rehayes
 
372 2 rehayes
endmodule  // xgate_top
373
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.