OpenCores
URL https://opencores.org/ocsvn/xgate/xgate/trunk

Subversion Repositories xgate

[/] [xgate/] [trunk/] [sw/] [tools/] [misc/] [instructions.rtf] - Blame information for rev 92

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 16 rehayes 
{\rtf1\ansi\ansicpg1252\cocoartf949\cocoasubrtf460
2 
{\fonttbl\f0\fswiss\fcharset0 Helvetica;}
3 
{\colortbl;\red255\green255\blue255;}
4 
\margl1440\margr1440\vieww19660\viewh14040\viewkind0
5 
\deftab720
6 
\pard\pardeftab720\ql\qnatural
7 
 
8 
\f0\b\fs24 \cf0 Return to Scheduler and Others\
9 
\pard\pardeftab720\ql\qnatural
10 
 
11 
\b0 \cf0 BRK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\
12 
NOP 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0\
13 
RTS 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0\
14 
SIF 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0\
15 
\pard\pardeftab720\ql\qnatural
16 
 
17 
\b \cf0 Semaphore Instructions\
18 
\pard\pardeftab720\ql\qnatural
19 
 
20 
\b0 \cf0 CSEM IMM3 0 0 0 0 0 IMM3 1 1 1 1 0 0 0 0\
21 
CSEM RS 0 0 0 0 0 RS 1 1 1 1 0 0 0 1\
22 
SSEM IMM3 0 0 0 0 0 IMM3 1 1 1 1 0 0 1 0\
23 
SSEM RS 0 0 0 0 0 RS 1 1 1 1 0 0 1 1\
24 
\pard\pardeftab720\ql\qnatural
25 
 
26 
\b \cf0 Single Register Instructions\
27 
\pard\pardeftab720\ql\qnatural
28 
 
29 
\b0 \cf0 SEX RD 0 0 0 0 0 RD 1 1 1 1 0 1 0 0\
30 
PAR RD 0 0 0 0 0 RD 1 1 1 1 0 1 0 1\
31 
JAL RD 0 0 0 0 0 RD 1 1 1 1 0 1 1 0\
32 
SIF RS 0 0 0 0 0 RS 1 1 1 1 0 1 1 1\
33 
\pard\pardeftab720\ql\qnatural
34 
 
35 
\b \cf0 Special Move instructions\
36 
\pard\pardeftab720\ql\qnatural
37 
 
38 
\b0 \cf0 TFR RD,CCR 0 0 0 0 0 RD 1 1 1 1 1 0 0 0\
39 
TFR CCR,RS 0 0 0 0 0 RS 1 1 1 1 1 0 0 1\
40 
TFR RD,PC 0 0 0 0 0 RD 1 1 1 1 1 0 1 0\
41 
\pard\pardeftab720\ql\qnatural
42 
 
43 
\b \cf0 Shift instructions Dyadic\
44 
\pard\pardeftab720\ql\qnatural
45 
 
46 
\b0 \cf0 BFFO RD, RS 0 0 0 0 1 RD RS 1 0 0 0 0\
47 
ASR RD, RS 0 0 0 0 1 RD RS 1 0 0 0 1\
48 
CSL RD, RS 0 0 0 0 1 RD RS 1 0 0 1 0\
49 
CSR RD, RS 0 0 0 0 1 RD RS 1 0 0 1 1\
50 
LSL RD, RS 0 0 0 0 1 RD RS 1 0 1 0 0\
51 
LSR RD, RS 0 0 0 0 1 RD RS 1 0 1 0 1\
52 
ROL RD, RS 0 0 0 0 1 RD RS 1 0 1 1 0\
53 
ROR RD, RS 0 0 0 0 1 RD RS 1 0 1 1 1\
54 
\pard\pardeftab720\ql\qnatural
55 
 
56 
\b \cf0 Shift instructions immediate\
57 
\pard\pardeftab720\ql\qnatural
58 
 
59 
\b0 \cf0 ASR RD, #IMM4 0 0 0 0 1 RD IMM4 1 0 0 1\
60 
CSL RD, #IMM4 0 0 0 0 1 RD IMM4 1 0 1 0\
61 
CSR RD, #IMM4 0 0 0 0 1 RD IMM4 1 0 1 1\
62 
LSL RD, #IMM4 0 0 0 0 1 RD IMM4 1 1 0 0\
63 
LSR RD, #IMM4 0 0 0 0 1 RD IMM4 1 1 0 1\
64 
ROL RD, #IMM4 0 0 0 0 1 RD IMM4 1 1 1 0\
65 
ROR RD, #IMM4 0 0 0 0 1 RD IMM4 1 1 1 1\
66 
\pard\pardeftab720\ql\qnatural
67 
 
68 
\b \cf0 Logical Triadic\
69 
\pard\pardeftab720\ql\qnatural
70 
 
71 
\b0 \cf0 AND RD, RS1, RS2 0 0 0 1 0 RD RS1 RS2 0 0\
72 
OR RD, RS1, RS2 0 0 0 1 0 RD RS1 RS2 1 0\
73 
XNOR RD, RS1, RS2 0 0 0 1 0 RD RS1 RS2 1 1\
74 
\pard\pardeftab720\ql\qnatural
75 
 
76 
\b \cf0 Arithmetic Triadic
77 
\b0 For compare use SUB R0,Rs1,Rs2\
78 
SUB RD, RS1, RS2 0 0 0 1 1 RD RS1 RS2 0 0\
79 
SBC RD, RS1, RS2 0 0 0 1 1 RD RS1 RS2 0 1\
80 
ADD RD, RS1, RS2 0 0 0 1 1 RD RS1 RS2 1 0\
81 
ADC RD, RS1, RS2 0 0 0 1 1 RD RS1 RS2 1 1\
82 
 
83 
\b Branches\
84 
\pard\pardeftab720\ql\qnatural
85 
 
86 
\b0 \cf0 BCC REL9 0 0 1 0 0 0 0 REL9\
87 
BCS REL9 0 0 1 0 0 0 1 REL9\
88 
BNE REL9 0 0 1 0 0 1 0 REL9\
89 
BEQ REL9 0 0 1 0 0 1 1 REL9\
90 
BPL REL9 0 0 1 0 1 0 0 REL9\
91 
BMI REL9 0 0 1 0 1 0 1 REL9\
92 
BVC REL9 0 0 1 0 1 1 0 REL9\
93 
BVS REL9 0 0 1 0 1 1 1 REL9\
94 
BHI REL9 0 0 1 1 0 0 0 REL9\
95 
BLS REL9 0 0 1 1 0 0 1 REL9\
96 
BGE REL9 0 0 1 1 0 1 0 REL9\
97 
BLT REL9 0 0 1 1 0 1 1 REL9\
98 
BGT REL9 0 0 1 1 1 0 0 REL9\
99 
BLE REL9 0 0 1 1 1 0 1 REL9\
100 
BRA REL10 0 0 1 1 1 1 REL10\
101 
\pard\pardeftab720\ql\qnatural
102 
 
103 
\b \cf0 Load and Store Instructions\
104 
\pard\pardeftab720\ql\qnatural
105 
 
106 
\b0 \cf0 LDB RD, (RB, #OFFS5) 0 1 0 0 0 RD RB OFFS5\
107 
LDW RD, (RB, #OFFS5) 0 1 0 0 1 RD RB OFFS5\
108 
STB RS, (RB, #OFFS5) 0 1 0 1 0 RS RB OFFS5\
109 
STW RS, (RB, #OFFS5) 0 1 0 1 1 RS RB OFFS5\
110 
LDB RD, (RB, RI) 0 1 1 0 0 RD RB RI 0 0\
111 
LDW RD, (RB, RI) 0 1 1 0 1 RD RB RI 0 0\
112 
STB RS, (RB, RI) 0 1 1 1 0 RS RB RI 0 0\
113 
STW RS, (RB, RI) 0 1 1 1 1 RS RB RI 0 0\
114 
LDB RD, (RB, RI+) 0 1 1 0 0 RD RB RI 0 1\
115 
LDW RD, (RB, RI+) 0 1 1 0 1 RD RB RI 0 1\
116 
STB RS, (RB, RI+) 0 1 1 1 0 RS RB RI 0 1\
117 
STW RS, (RB, RI+) 0 1 1 1 1 RS RB RI 0 1\
118 
LDB RD, (RB, \'96RI) 0 1 1 0 0 RD RB RI 1 0\
119 
LDW RD, (RB, \'96RI) 0 1 1 0 1 RD RB RI 1 0\
120 
STB RS, (RB, \'96RI) 0 1 1 1 0 RS RB RI 1 0\
121 
STW RS, (RB, \'96RI) 0 1 1 1 1 RS RB RI 1 0\
122 
\pard\pardeftab720\ql\qnatural
123 
 
124 
\b \cf0 Bit Field Instructions\
125 
\pard\pardeftab720\ql\qnatural
126 
 
127 
\b0 \cf0 BFEXT RD, RS1, RS2 0 1 1 0 0 RD RS1 RS2 1 1\
128 
BFINS RD, RS1, RS2 0 1 1 0 1 RD RS1 RS2 1 1\
129 
BFINSI RD, RS1, RS2 0 1 1 1 0 RD RS1 RS2 1 1\
130 
BFINSX RD, RS1, RS2 0 1 1 1 1 RD RS1 RS2 1 1\
131 
\pard\pardeftab720\ql\qnatural
132 
 
133 
\b \cf0 Logic Immediate Instructions\
134 
\pard\pardeftab720\ql\qnatural
135 
 
136 
\b0 \cf0 ANDL RD, #IMM8 1 0 0 0 0 RD IMM8\
137 
ANDH RD, #IMM8 1 0 0 0 1 RD IMM8\
138 
BITL RD, #IMM8 1 0 0 1 0 RD IMM8\
139 
BITH RD, #IMM8 1 0 0 1 1 RD IMM8\
140 
ORL RD, #IMM8 1 0 1 0 0 RD IMM8\
141 
ORH RD, #IMM8 1 0 1 0 1 RD IMM8\
142 
XNORL RD, #IMM8 1 0 1 1 0 RD IMM8\
143 
XNORH RD, #IMM8 1 0 1 1 1 RD IMM8\
144 
\pard\pardeftab720\ql\qnatural
145 
 
146 
\b \cf0 Arithmetic Immediate Instructions\
147 
\pard\pardeftab720\ql\qnatural
148 
 
149 
\b0 \cf0 SUBL RD, #IMM8 1 1 0 0 0 RD IMM8\
150 
SUBH RD, #IMM8 1 1 0 0 1 RD IMM8\
151 
CMPL RS, #IMM8 1 1 0 1 0 RS IMM8\
152 
CPCH RS, #IMM8 1 1 0 1 1 RS IMM8\
153 
ADDL RD, #IMM8 1 1 1 0 0 RD IMM8\
154 
ADDH RD, #IMM8 1 1 1 0 1 RD IMM8\
155 
LDL RD, #IMM8 1 1 1 1 0 RD IMM8\
156 
LDH RD, #IMM8 1 1 1 1 1 RD IMM8}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.