OpenCores
URL https://opencores.org/ocsvn/xmatchpro/xmatchpro/trunk

Subversion Repositories xmatchpro

[/] [xmatchpro/] [trunk/] [xmw4-comdec/] [xmatch_sim7/] [coregen/] [tmp/] [_xmsgs/] [xst.xmsgs] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 eejlny
2
7
8 
Message file "usenglish/ip.msg" wasn't found.
9
10 
 
11 
0: (0,0)   : 36x512        u:4
12
13 
 
14 
0: (0,0)   : 36x512        u:4
15
16 
 
17 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_v6.vhd" Line 7982: Range is empty (null range)
18
19 
 
20 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_v6.vhd" Line 7982: Assignment ignored
21
22 
 
23 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_wrapper_v6.vhd" Line 511: Net <douta_i[35]> does not have a driver.
24
25 
 
26 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_width.vhd" Line 430: Net <dina_pad[35]> does not have a driver.
27
28 
 
29 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_prim_width.vhd" Line 434: Net <dinb_pad[35]> does not have a driver.
30
31 
 
32 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <douta> of the instance <U0> is unconnected or connected to loadless signal.
33
34 
 
35 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <rdaddrecc> of the instance <U0> is unconnected or connected to loadless signal.
36
37 
 
38 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <s_axi_bid> of the instance <U0> is unconnected or connected to loadless signal.
39
40 
 
41 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <s_axi_bresp> of the instance <U0> is unconnected or connected to loadless signal.
42
43 
 
44 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <s_axi_rid> of the instance <U0> is unconnected or connected to loadless signal.
45
46 
 
47 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <s_axi_rdata> of the instance <U0> is unconnected or connected to loadless signal.
48
49 
 
50 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <s_axi_rresp> of the instance <U0> is unconnected or connected to loadless signal.
51
52 
 
53 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <s_axi_rdaddrecc> of the instance <U0> is unconnected or connected to loadless signal.
54
55 
 
56 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <sbiterr> of the instance <U0> is unconnected or connected to loadless signal.
57
58 
 
59 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <dbiterr> of the instance <U0> is unconnected or connected to loadless signal.
60
61 
 
62 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <s_axi_awready> of the instance <U0> is unconnected or connected to loadless signal.
63
64 
 
65 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <s_axi_wready> of the instance <U0> is unconnected or connected to loadless signal.
66
67 
 
68 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <s_axi_bvalid> of the instance <U0> is unconnected or connected to loadless signal.
69
70 
 
71 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <s_axi_arready> of the instance <U0> is unconnected or connected to loadless signal.
72
73 
 
74 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <s_axi_rlast> of the instance <U0> is unconnected or connected to loadless signal.
75
76 
 
77 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <s_axi_rvalid> of the instance <U0> is unconnected or connected to loadless signal.
78
79 
 
80 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <s_axi_sbiterr> of the instance <U0> is unconnected or connected to loadless signal.
81
82 
 
83 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\DP_RAM_XILINX_MASK.vhd" line 157: Output port <s_axi_dbiterr> of the instance <U0> is unconnected or connected to loadless signal.
84
85 
 
86 
Input <S_AXI_AWID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
87
88 
 
89 
Input <S_AXI_AWADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
90
91 
 
92 
Input <S_AXI_AWLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
93
94 
 
95 
Input <S_AXI_AWSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
96
97 
 
98 
Input <S_AXI_AWBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
99
100 
 
101 
Input <S_AXI_WDATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
102
103 
 
104 
Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
105
106 
 
107 
Input <S_AXI_ARID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
108
109 
 
110 
Input <S_AXI_ARADDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
111
112 
 
113 
Input <S_AXI_ARLEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
114
115 
 
116 
Input <S_AXI_ARSIZE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
117
118 
 
119 
Input <S_AXI_ARBURST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
120
121 
 
122 
Input <S_AClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
123
124 
 
125 
Input <S_ARESETN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
126
127 
 
128 
Input <S_AXI_AWVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
129
130 
 
131 
Input <S_AXI_WLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
132
133 
 
134 
Input <S_AXI_WVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
135
136 
 
137 
Input <S_AXI_BREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
138
139 
 
140 
Input <S_AXI_ARVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
141
142 
 
143 
Input <S_AXI_RREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
144
145 
 
146 
Input <S_AXI_INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
147
148 
 
149 
Input <S_AXI_INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
150
151 
 
152 
Signal 'S_AXI_BID', unconnected in block 'blk_mem_gen_v7_3_xst', is tied to its initial value (0000).
153
154 
 
155 
Signal <S_AXI_BRESP> is used but never assigned. This sourceless signal will be automatically connected to value GND.
156
157 
 
158 
Signal 'S_AXI_RID', unconnected in block 'blk_mem_gen_v7_3_xst', is tied to its initial value (0000).
159
160 
 
161 
Signal <S_AXI_RDATA> is used but never assigned. This sourceless signal will be automatically connected to value GND.
162
163 
 
164 
Signal <S_AXI_RRESP> is used but never assigned. This sourceless signal will be automatically connected to value GND.
165
166 
 
167 
Signal <S_AXI_RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
168
169 
 
170 
Signal <S_AXI_AWREADY> is used but never assigned. This sourceless signal will be automatically connected to value GND.
171
172 
 
173 
Signal <S_AXI_WREADY> is used but never assigned. This sourceless signal will be automatically connected to value GND.
174
175 
 
176 
Signal <S_AXI_BVALID> is used but never assigned. This sourceless signal will be automatically connected to value GND.
177
178 
 
179 
Signal <S_AXI_ARREADY> is used but never assigned. This sourceless signal will be automatically connected to value GND.
180
181 
 
182 
Signal <S_AXI_RLAST> is used but never assigned. This sourceless signal will be automatically connected to value GND.
183
184 
 
185 
Signal <S_AXI_RVALID> is used but never assigned. This sourceless signal will be automatically connected to value GND.
186
187 
 
188 
Signal <S_AXI_SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
189
190 
 
191 
Signal <S_AXI_DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
192
193 
 
194 
Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
195
196 
 
197 
Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
198
199 
 
200 
Input <RSTA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
201
202 
 
203 
Input <ENA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
204
205 
 
206 
Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
207
208 
 
209 
Input <RSTB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
210
211 
 
212 
Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
213
214 
 
215 
Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
216
217 
 
218 
Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
219
220 
 
221 
Signal <INJECTDBITERR_I> is used but never assigned. This sourceless signal will be automatically connected to value GND.
222
223 
 
224 
Signal <INJECTSBITERR_I> is used but never assigned. This sourceless signal will be automatically connected to value GND.
225
226 
 
227 
Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
228
229 
 
230 
Input <REGCEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
231
232 
 
233 
Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
234
235 
 
236 
Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
237
238 
 
239 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_generic_cstr.vhd" line 1342: Output port <SBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
240
241 
 
242 
"C:\mohd\xmatch_ngc\coregen\tmp\_cg\_dbg\blk_mem_gen_v7_3\blk_mem_gen_generic_cstr.vhd" line 1342: Output port <DBITERR> of the instance <ramloop[0].ram.r> is unconnected or connected to loadless signal.
243
244 
 
245 
Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
246
247 
 
248 
Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
249
250 
 
251 
Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
252
253 
 
254 
Signal 'dina_pad<35:28>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (00000000).
255
256 
 
257 
Signal 'dina_pad<26:19>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (00000000).
258
259 
 
260 
Signal 'dina_pad<17:10>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (00000000).
261
262 
 
263 
Signal 'dina_pad<8:1>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (00000000).
264
265 
 
266 
Signal 'dinb_pad<35:28>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (00000000).
267
268 
 
269 
Signal 'dinb_pad<26:19>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (00000000).
270
271 
 
272 
Signal 'dinb_pad<17:10>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (00000000).
273
274 
 
275 
Signal 'dinb_pad<8:1>', unconnected in block 'blk_mem_gen_prim_width', is tied to its initial value (00000000).
276
277 
 
278 
Input <WEB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
279
280 
 
281 
Input <DINB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
282
283 
 
284 
Input <SSRA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
285
286 
 
287 
Input <REGCEA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
288
289 
 
290 
Input <SSRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
291
292 
 
293 
Input <INJECTSBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
294
295 
 
296 
Input <INJECTDBITERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
297
298 
 
299 
Signal 'douta_i', unconnected in block 'blk_mem_gen_prim_wrapper_v6', is tied to its initial value (000000000000000000000000000000000000).
300
301 
 
302 
Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
303
304 
 
305 
Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
306
307 
 
308 
Input <DOUTA_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
309
310 
 
311 
Input <RDADDRECC_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
312
313 
 
314 
Input <CLKB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
315
316 
 
317 
Input <SBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
318
319 
 
320 
Input <DBITERR_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
321
322 
 
323 
Signal <RDADDRECC> is used but never assigned. This sourceless signal will be automatically connected to value GND.
324
325 
 
326 
Signal <SBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
327
328 
 
329 
Signal <DBITERR> is used but never assigned. This sourceless signal will be automatically connected to value GND.
330
331 
 
332 
HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.
333
334 
 
335
336 
 

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.