OpenCores
URL https://opencores.org/ocsvn/xmatchpro/xmatchpro/trunk

Subversion Repositories xmatchpro

[/] [xmatchpro/] [trunk/] [xmw4-comdec/] [xmatch_sim7/] [isim/] [testbench_isim_beh.exe.sim/] [work/] [a_0751702762_0200070833.c] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 eejlny
/**********************************************************************/
2
/*   ____  ____                                                       */
3
/*  /   /\/   /                                                       */
4
/* /___/  \  /                                                        */
5
/* \   \   \/                                                       */
6
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
7
/*  /   /          All Right Reserved.                                 */
8
/* /---/   /\                                                         */
9
/* \   \  /  \                                                      */
10
/*  \___\/\___\                                                    */
11
/***********************************************************************/
12
 
13
/* This file is designed for use with ISim build 0x7708f090 */
14
 
15
#define XSI_HIDE_SYMBOL_SPEC true
16
#include "xsi.h"
17
#include <memory.h>
18
#ifdef __GNUC__
19
#include <stdlib.h>
20
#else
21
#include <malloc.h>
22
#define alloca _alloca
23
#endif
24
static const char *ng0 = "C:/Users/eejlny/projects/xmatch_sim7/xmatch_sim7/src/level2_4ca.vhd";
25
 
26
 
27
 
28
static void work_a_0751702762_0200070833_p_0(char *t0)
29
{
30
    char *t1;
31
    char *t2;
32
    char *t3;
33
    char *t4;
34
    char *t5;
35
    char *t6;
36
    char *t7;
37
 
38
LAB0:    xsi_set_current_line(277, ng0);
39
 
40
LAB3:    t1 = (t0 + 1672U);
41
    t2 = *((char **)t1);
42
    t1 = (t0 + 10056);
43
    t3 = (t1 + 56U);
44
    t4 = *((char **)t3);
45
    t5 = (t4 + 56U);
46
    t6 = *((char **)t5);
47
    memcpy(t6, t2, 32U);
48
    xsi_driver_first_trans_fast(t1);
49
 
50
LAB2:    t7 = (t0 + 9960);
51
    *((int *)t7) = 1;
52
 
53
LAB1:    return;
54
LAB4:    goto LAB2;
55
 
56
}
57
 
58
static void work_a_0751702762_0200070833_p_1(char *t0)
59
{
60
    char *t1;
61
    char *t2;
62
    unsigned int t3;
63
    unsigned int t4;
64
    unsigned int t5;
65
    char *t6;
66
    char *t7;
67
    char *t8;
68
    char *t9;
69
    char *t10;
70
    char *t11;
71
 
72
LAB0:    xsi_set_current_line(278, ng0);
73
 
74
LAB3:    t1 = (t0 + 7112U);
75
    t2 = *((char **)t1);
76
    t3 = (97 - 97);
77
    t4 = (t3 * 1U);
78
    t5 = (0 + t4);
79
    t1 = (t2 + t5);
80
    t6 = (t0 + 10120);
81
    t7 = (t6 + 56U);
82
    t8 = *((char **)t7);
83
    t9 = (t8 + 56U);
84
    t10 = *((char **)t9);
85
    memcpy(t10, t1, 64U);
86
    xsi_driver_first_trans_delta(t6, 0U, 64U, 0LL);
87
 
88
LAB2:    t11 = (t0 + 9976);
89
    *((int *)t11) = 1;
90
 
91
LAB1:    return;
92
LAB4:    goto LAB2;
93
 
94
}
95
 
96
 
97
extern void work_a_0751702762_0200070833_init()
98
{
99
        static char *pe[] = {(void *)work_a_0751702762_0200070833_p_0,(void *)work_a_0751702762_0200070833_p_1};
100
        xsi_register_didat("work_a_0751702762_0200070833", "isim/testbench_isim_beh.exe.sim/work/a_0751702762_0200070833.didat");
101
        xsi_register_executes(pe);
102
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.