OpenCores
URL https://opencores.org/ocsvn/xmatchpro/xmatchpro/trunk

Subversion Repositories xmatchpro

[/] [xmatchpro/] [trunk/] [xmw4-comdec/] [xmatch_sim7/] [isim/] [testbench_isim_beh.exe.sim/] [work/] [a_3356099203_2175365797.c] - Blame information for rev 9

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 9 eejlny
/**********************************************************************/
2
/*   ____  ____                                                       */
3
/*  /   /\/   /                                                       */
4
/* /___/  \  /                                                        */
5
/* \   \   \/                                                       */
6
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
7
/*  /   /          All Right Reserved.                                 */
8
/* /---/   /\                                                         */
9
/* \   \  /  \                                                      */
10
/*  \___\/\___\                                                    */
11
/***********************************************************************/
12
 
13
/* This file is designed for use with ISim build 0x7708f090 */
14
 
15
#define XSI_HIDE_SYMBOL_SPEC true
16
#include "xsi.h"
17
#include <memory.h>
18
#ifdef __GNUC__
19
#include <stdlib.h>
20
#else
21
#include <malloc.h>
22
#define alloca _alloca
23
#endif
24
static const char *ng0 = "C:/Users/eejlny/projects/xmatch_sim7/xmatch_sim7/src/mld_decode.vhd";
25
 
26
 
27
 
28
static void work_a_3356099203_2175365797_p_0(char *t0)
29
{
30
    char *t1;
31
    char *t2;
32
    char *t3;
33
    int t4;
34
    char *t5;
35
    char *t6;
36
    int t7;
37
    char *t8;
38
    char *t9;
39
    int t10;
40
    char *t11;
41
    int t13;
42
    char *t14;
43
    int t16;
44
    char *t17;
45
    int t19;
46
    char *t20;
47
    int t22;
48
    char *t23;
49
    int t25;
50
    char *t26;
51
    char *t28;
52
    char *t29;
53
    char *t30;
54
    char *t31;
55
    char *t32;
56
 
57
LAB0:    xsi_set_current_line(51, ng0);
58
    t1 = (t0 + 1032U);
59
    t2 = *((char **)t1);
60
    t1 = (t0 + 4436);
61
    t4 = xsi_mem_cmp(t1, t2, 4U);
62
    if (t4 == 1)
63
        goto LAB3;
64
 
65
LAB10:    t5 = (t0 + 4440);
66
    t7 = xsi_mem_cmp(t5, t2, 4U);
67
    if (t7 == 1)
68
        goto LAB4;
69
 
70
LAB11:    t8 = (t0 + 4444);
71
    t10 = xsi_mem_cmp(t8, t2, 4U);
72
    if (t10 == 1)
73
        goto LAB5;
74
 
75
LAB12:    t11 = (t0 + 4448);
76
    t13 = xsi_mem_cmp(t11, t2, 4U);
77
    if (t13 == 1)
78
        goto LAB6;
79
 
80
LAB13:    t14 = (t0 + 4452);
81
    t16 = xsi_mem_cmp(t14, t2, 4U);
82
    if (t16 == 1)
83
        goto LAB6;
84
 
85
LAB14:    t17 = (t0 + 4456);
86
    t19 = xsi_mem_cmp(t17, t2, 4U);
87
    if (t19 == 1)
88
        goto LAB7;
89
 
90
LAB15:    t20 = (t0 + 4460);
91
    t22 = xsi_mem_cmp(t20, t2, 4U);
92
    if (t22 == 1)
93
        goto LAB8;
94
 
95
LAB16:    t23 = (t0 + 4464);
96
    t25 = xsi_mem_cmp(t23, t2, 4U);
97
    if (t25 == 1)
98
        goto LAB8;
99
 
100
LAB17:
101
LAB9:    xsi_set_current_line(65, ng0);
102
    t1 = (t0 + 4504);
103
    t3 = (t0 + 2752);
104
    t5 = (t3 + 56U);
105
    t6 = *((char **)t5);
106
    t8 = (t6 + 56U);
107
    t9 = *((char **)t8);
108
    memcpy(t9, t1, 6U);
109
    xsi_driver_first_trans_fast_port(t3);
110
 
111
LAB2:    t1 = (t0 + 2672);
112
    *((int *)t1) = 1;
113
 
114
LAB1:    return;
115
LAB3:    xsi_set_current_line(53, ng0);
116
    t26 = (t0 + 4468);
117
    t28 = (t0 + 2752);
118
    t29 = (t28 + 56U);
119
    t30 = *((char **)t29);
120
    t31 = (t30 + 56U);
121
    t32 = *((char **)t31);
122
    memcpy(t32, t26, 6U);
123
    xsi_driver_first_trans_fast_port(t28);
124
    goto LAB2;
125
 
126
LAB4:    xsi_set_current_line(55, ng0);
127
    t1 = (t0 + 4474);
128
    t3 = (t0 + 2752);
129
    t5 = (t3 + 56U);
130
    t6 = *((char **)t5);
131
    t8 = (t6 + 56U);
132
    t9 = *((char **)t8);
133
    memcpy(t9, t1, 6U);
134
    xsi_driver_first_trans_fast_port(t3);
135
    goto LAB2;
136
 
137
LAB5:    xsi_set_current_line(57, ng0);
138
    t1 = (t0 + 4480);
139
    t3 = (t0 + 2752);
140
    t5 = (t3 + 56U);
141
    t6 = *((char **)t5);
142
    t8 = (t6 + 56U);
143
    t9 = *((char **)t8);
144
    memcpy(t9, t1, 6U);
145
    xsi_driver_first_trans_fast_port(t3);
146
    goto LAB2;
147
 
148
LAB6:    xsi_set_current_line(59, ng0);
149
    t1 = (t0 + 4486);
150
    t3 = (t0 + 2752);
151
    t5 = (t3 + 56U);
152
    t6 = *((char **)t5);
153
    t8 = (t6 + 56U);
154
    t9 = *((char **)t8);
155
    memcpy(t9, t1, 6U);
156
    xsi_driver_first_trans_fast_port(t3);
157
    goto LAB2;
158
 
159
LAB7:    xsi_set_current_line(61, ng0);
160
    t1 = (t0 + 4492);
161
    t3 = (t0 + 2752);
162
    t5 = (t3 + 56U);
163
    t6 = *((char **)t5);
164
    t8 = (t6 + 56U);
165
    t9 = *((char **)t8);
166
    memcpy(t9, t1, 6U);
167
    xsi_driver_first_trans_fast_port(t3);
168
    goto LAB2;
169
 
170
LAB8:    xsi_set_current_line(63, ng0);
171
    t1 = (t0 + 4498);
172
    t3 = (t0 + 2752);
173
    t5 = (t3 + 56U);
174
    t6 = *((char **)t5);
175
    t8 = (t6 + 56U);
176
    t9 = *((char **)t8);
177
    memcpy(t9, t1, 6U);
178
    xsi_driver_first_trans_fast_port(t3);
179
    goto LAB2;
180
 
181
LAB18:;
182
}
183
 
184
 
185
extern void work_a_3356099203_2175365797_init()
186
{
187
        static char *pe[] = {(void *)work_a_3356099203_2175365797_p_0};
188
        xsi_register_didat("work_a_3356099203_2175365797", "isim/testbench_isim_beh.exe.sim/work/a_3356099203_2175365797.didat");
189
        xsi_register_executes(pe);
190
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.