URL
https://opencores.org/ocsvn/xucpu/xucpu/trunk
[/] [xucpu/] [trunk/] [VHDL/] [pipeline/] [mux.vhdl] - Blame information for rev 3
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
2 |
lcdsgmtr |
-- Copyright 2015, Jürgen Defurne
|
2 |
|
|
--
|
3 |
|
|
-- This file is part of the Experimental Unstable CPU System.
|
4 |
|
|
--
|
5 |
|
|
-- The Experimental Unstable CPU System Is free software: you can redistribute
|
6 |
|
|
-- it and/or modify it under the terms of the GNU Lesser General Public License
|
7 |
|
|
-- as published by the Free Software Foundation, either version 3 of the
|
8 |
|
|
-- License, or (at your option) any later version.
|
9 |
|
|
--
|
10 |
|
|
-- The Experimental Unstable CPU System is distributed in the hope that it will
|
11 |
|
|
-- be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
|
12 |
|
|
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser
|
13 |
|
|
-- General Public License for more details.
|
14 |
|
|
--
|
15 |
|
|
-- You should have received a copy of the GNU Lesser General Public License
|
16 |
|
|
-- along with Experimental Unstable CPU System. If not, see
|
17 |
|
|
-- http://www.gnu.org/licenses/lgpl.txt.
|
18 |
|
|
|
19 |
|
|
|
20 |
|
|
LIBRARY ieee;
|
21 |
|
|
USE ieee.std_logic_1164.ALL;
|
22 |
|
|
|
23 |
|
|
ENTITY multiplexer IS
|
24 |
|
|
|
25 |
|
|
PORT (
|
26 |
|
|
SEL : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
|
27 |
|
|
S0 : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
|
28 |
|
|
S1 : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
|
29 |
|
|
S2 : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
|
30 |
|
|
S3 : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
|
31 |
|
|
Y : OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
|
32 |
|
|
|
33 |
|
|
END ENTITY multiplexer;
|
34 |
|
|
|
35 |
|
|
ARCHITECTURE Descriptive OF multiplexer IS
|
36 |
|
|
|
37 |
|
|
BEGIN -- ARCHITECTURE Descriptive
|
38 |
|
|
|
39 |
|
|
WITH SEL SELECT
|
40 |
|
|
Y <=
|
41 |
|
|
S0 WHEN "00",
|
42 |
|
|
S1 WHEN "01",
|
43 |
|
|
S2 WHEN "10",
|
44 |
|
|
S3 WHEN "11",
|
45 |
|
|
S0 WHEN OTHERS;
|
46 |
|
|
|
47 |
|
|
END ARCHITECTURE Descriptive;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.