OpenCores
URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] [xucpu/] [trunk/] [VHDL/] [pipeline/] [reset.vhdl] - Blame information for rev 2

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 lcdsgmtr
-- Copyright 2015, Jürgen Defurne
2
--
3
-- This file is part of the Experimental Unstable CPU System.
4
--
5
-- The Experimental Unstable CPU System Is free software: you can redistribute
6
-- it and/or modify it under the terms of the GNU Lesser General Public License
7
-- as published by the Free Software Foundation, either version 3 of the
8
-- License, or (at your option) any later version.
9
--
10
-- The Experimental Unstable CPU System is distributed in the hope that it will
11
-- be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
12
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Lesser
13
-- General Public License for more details.
14
--
15
-- You should have received a copy of the GNU Lesser General Public License
16
-- along with Experimental Unstable CPU System. If not, see
17
-- http://www.gnu.org/licenses/lgpl.txt.
18
 
19
 
20
LIBRARY ieee;
21
USE ieee.std_logic_1164.ALL;
22
 
23
ENTITY reset IS
24
 
25
  PORT (
26
    RST : OUT STD_LOGIC);
27
 
28
END ENTITY reset;
29
 
30
ARCHITECTURE Behavioral OF reset IS
31
 
32
BEGIN  -- ARCHITECTURE Behavioral
33
 
34
    -- purpose: Reset generator
35
  --          This is simulation only
36
  -- type   : combinational
37
  -- inputs : 
38
  -- outputs: RST
39
  PROCESS IS
40
  BEGIN  -- PROCESS
41
    WAIT FOR 21 NS;
42
    RST <= '1';
43
 
44
    WAIT FOR 31 NS;
45
    RST <= '0';
46
 
47
    WAIT;
48
  END PROCESS;
49
 
50
 
51
END ARCHITECTURE Behavioral;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.