OpenCores
URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] [xucpu/] [trunk/] [dev/] [bus/] [main.vhdl] - Blame information for rev 41

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 41 lcdsgmtr
-- Copyright 2015, Jürgen Defurne
2
--
3
-- This file is part of the Experimental Unstable CPU System.
4
--
5
-- The Experimental Unstable CPU System Is free software: you can redistribute
6
-- it and/or modify it under the terms of the GNU Lesser General Public License
7
-- as published by the Free Software Foundation, either version 3 of the
8
-- License, or (at your option) any later version.
9
--
10
-- The Experimental Unstable CPU System is distributed in the hope that it will
11
-- be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
12
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Lesser
13
-- General Public License for more details.
14
--
15
-- You should have received a copy of the GNU Lesser General Public License
16
-- along with Experimental Unstable CPU System. If not, see
17
-- http://www.gnu.org/licenses/lgpl.txt.
18
 
19
 
20
LIBRARY IEEE;
21
USE IEEE.STD_LOGIC_1164.ALL;
22
USE IEEE.numeric_std.ALL;
23
USE work.components.ALL;
24
USE work.ram_parts.ALL;
25
USE work.mux_parts.ALL;
26
USE work.controllers.ALL;
27
 
28
-- LIBRARY unisim;
29
-- USE unisim.vcomponents.ALL;
30
 
31
ENTITY system IS
32
  PORT (
33
    clock     : IN  STD_LOGIC;
34
    reset     : IN  STD_LOGIC;
35
    led_out   : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
36
    switch_in : IN  STD_LOGIC_VECTOR(7 DOWNTO 0);
37
    pushb_in  : IN  STD_LOGIC_VECTOR(4 DOWNTO 0));
38
END system;
39
 
40
ARCHITECTURE Structural OF system IS
41
 
42
END Structural;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.