URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] [xucpu/] [trunk/] [src/] [components/] [BRAM/] [Makefile] - Blame information for rev 25

Go to most recent revision | Details | Compare with Previous | View Log


ifeq ($(OS), Windows_NT)
GHDL:=/cygdrive/g/bin/ghdl-0.31-mcode-win32/bin/ghdl
else
GHDL:=/opt/ghdl/ghdl_mcode/translate/ghdldrv/ghdl_mcode
endif
 
SOURCE:= ../../util/file/hexio.vhdl \
        ../../components/multiplexer/MUX.vhdl \
        generic_memory_block.vhdl \
        ram_parts.vhdl \
        RAM.vhdl \
        tb_generic_ram.vhdl
 
run: tb_generic
        $(GHDL) -r --ieee=synopsys tb_generic_ram \
                   --wave=tb_generic_ram.ghw \
                   --stop-time=10us
 
tb_generic:
        $(GHDL) -a $(SOURCE)
        $(GHDL) -e tb_generic_ram
 
# vim: set tw=0:

Line No.	Rev	Author	Line
1	23	lcdsgmtr	`ifeq ($(OS), Windows_NT)`
2			`GHDL:=/cygdrive/g/bin/ghdl-0.31-mcode-win32/bin/ghdl`
3			`else`
4	22	lcdsgmtr	`GHDL:=/opt/ghdl/ghdl_mcode/translate/ghdldrv/ghdl_mcode`
5	23	lcdsgmtr	`endif`
6	22	lcdsgmtr
7			`SOURCE:= ../../util/file/hexio.vhdl \`
8			`../../components/multiplexer/MUX.vhdl \`
9			`generic_memory_block.vhdl \`
10			`ram_parts.vhdl \`
11			`RAM.vhdl \`
12			`tb_generic_ram.vhdl`
13
14	23	lcdsgmtr	`run: tb_generic`
15			`$(GHDL) -r --ieee=synopsys tb_generic_ram \`
16			`--wave=tb_generic_ram.ghw \`
17			`--stop-time=10us`
18
19	19	lcdsgmtr	`tb_generic:`
20	22	lcdsgmtr	`$(GHDL) -a $(SOURCE)`
21			`$(GHDL) -e tb_generic_ram`
22	19	lcdsgmtr
23			`# vim: set tw=0:`

Browse

Tools

Subversion Repositories xucpu

[/] [xucpu/] [trunk/] [src/] [components/] [BRAM/] [Makefile] - Blame information for rev 25