OpenCores
URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] [xucpu/] [trunk/] [src/] [system/] [S2DCC.vhdl] - Blame information for rev 32

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 32 lcdsgmtr
LIBRARY ieee;
2
USE ieee.std_logic_1164.ALL;
3
USE ieee.numeric_std.ALL;
4
 
5
ENTITY S2DCC IS
6
 
7
  PORT (
8
    CLK             : IN  STD_LOGIC;
9
    RST             : IN  STD_LOGIC;
10
    O_ADDRESS       : OUT STD_LOGIC_VECTOR(14 DOWNTO 0);
11
    O_DATA          : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
12
    O_RD            : OUT STD_LOGIC;
13
    O_WR            : OUT STD_LOGIC;
14
    I_ACK           : IN  STD_LOGIC;
15
    I_ADDRESS       : IN  STD_LOGIC_VECTOR(14 DOWNTO 0);
16
    I_DATA          : IN  STD_LOGIC_VECTOR(15 DOWNTO 0);
17
    I_RD            : IN  STD_LOGIC;
18
    I_WR            : IN  STD_LOGIC;
19
    I_CPU_RD        : IN  STD_LOGIC;
20
    I_CPU_WR        : IN  STD_LOGIC;
21
    I_CPU_DATA_ADDR : IN  STD_LOGIC_VECTOR(14 DOWNTO 0);
22
    I_CPU_DATA      : IN  STD_LOGIC_VECTOR(15 DOWNTO 0);
23
    O_CPU_DATA      : OUT STD_LOGIC_VECTOR(15 DOWNTO 0));
24
 
25
END ENTITY S2DCC;
26
 
27
ARCHITECTURE Structural OF S2DCC IS
28
 
29
BEGIN  -- ARCHITECTURE Structural
30
 
31
 
32
 
33
END ARCHITECTURE Structural;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.