OpenCores
URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] [xucpu/] [trunk/] [src/] [util/] [file/] [proc_reader.vhdl] - Blame information for rev 7

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 2 lcdsgmtr
-- Copyright 2015, Jürgen Defurne
2
--
3
-- This file is part of the Experimental Unstable CPU System.
4
--
5
-- The Experimental Unstable CPU System Is free software: you can redistribute
6
-- it and/or modify it under the terms of the GNU Lesser General Public License
7
-- as published by the Free Software Foundation, either version 3 of the
8
-- License, or (at your option) any later version.
9
--
10
-- The Experimental Unstable CPU System is distributed in the hope that it will
11
-- be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
12
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU Lesser
13
-- General Public License for more details.
14
--
15
-- You should have received a copy of the GNU Lesser General Public License
16
-- along with Experimental Unstable CPU System. If not, see
17
-- http://www.gnu.org/licenses/lgpl.txt.
18
 
19
 
20
LIBRARY std;
21
USE std.textio.ALL;
22
USE work.arrayio.ALL;
23
 
24
ENTITY proc_reader IS
25
 
26
END ENTITY proc_reader;
27
 
28
ARCHITECTURE Imperative OF proc_reader IS
29
 
30
  SIGNAL sig_mem : cstr_array_type(0 TO 1023);
31
 
32
BEGIN  -- ARCHITECTURE Imperative
33
 
34
  read_var_mem : PROCESS IS
35
    VARIABLE mem : cstr_array_type(0 TO 1023);
36
  BEGIN  -- PROCESS read_mem
37
    init_var_array(mem, "test_input.txt");
38
    dump_array(mem);
39
    wait;
40
  END PROCESS read_var_mem;
41
 
42
END ARCHITECTURE Imperative;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.