URL
https://opencores.org/ocsvn/xucpu/xucpu/trunk
[/] [xucpu/] [trunk/] [src/] [util/] [file/] [sign_reader.vhdl] - Blame information for rev 16
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
2 |
lcdsgmtr |
-- Copyright 2015, Jürgen Defurne
|
2 |
|
|
--
|
3 |
|
|
-- This file is part of the Experimental Unstable CPU System.
|
4 |
|
|
--
|
5 |
|
|
-- The Experimental Unstable CPU System Is free software: you can redistribute
|
6 |
|
|
-- it and/or modify it under the terms of the GNU Lesser General Public License
|
7 |
|
|
-- as published by the Free Software Foundation, either version 3 of the
|
8 |
|
|
-- License, or (at your option) any later version.
|
9 |
|
|
--
|
10 |
|
|
-- The Experimental Unstable CPU System is distributed in the hope that it will
|
11 |
|
|
-- be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of
|
12 |
|
|
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser
|
13 |
|
|
-- General Public License for more details.
|
14 |
|
|
--
|
15 |
|
|
-- You should have received a copy of the GNU Lesser General Public License
|
16 |
|
|
-- along with Experimental Unstable CPU System. If not, see
|
17 |
|
|
-- http://www.gnu.org/licenses/lgpl.txt.
|
18 |
|
|
|
19 |
|
|
|
20 |
|
|
LIBRARY std;
|
21 |
|
|
USE std.textio.ALL;
|
22 |
16 |
lcdsgmtr |
USE work.hexio.ALL;
|
23 |
2 |
lcdsgmtr |
|
24 |
16 |
lcdsgmtr |
-- This is a test entity to check that reading the test input hex file
|
25 |
|
|
-- into a signal array via the initialisation function works and can be
|
26 |
|
|
-- dumped.
|
27 |
2 |
lcdsgmtr |
ENTITY sign_reader IS
|
28 |
|
|
|
29 |
|
|
END ENTITY sign_reader;
|
30 |
|
|
|
31 |
|
|
ARCHITECTURE Imperative OF sign_reader IS
|
32 |
|
|
|
33 |
|
|
SIGNAL sig_mem : cstr_array_type(0 TO 1023) := init_cstr(1024, "test_input.txt");
|
34 |
|
|
|
35 |
|
|
BEGIN -- ARCHITECTURE Imperative
|
36 |
|
|
|
37 |
|
|
dump_sig_mem : PROCESS IS
|
38 |
|
|
BEGIN -- PROCESS read_mem
|
39 |
|
|
dump_array(sig_mem);
|
40 |
|
|
wait;
|
41 |
|
|
END PROCESS dump_sig_mem;
|
42 |
|
|
|
43 |
|
|
END ARCHITECTURE Imperative;
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.