OpenCores
URL https://opencores.org/ocsvn/xucpu/xucpu/trunk

Subversion Repositories xucpu

[/] [xucpu/] [trunk/] [ss/] [arch/] [board.vhdl] - Blame information for rev 36

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 36 lcdsgmtr
-- This is the architecture of the board
2
-- It defines the bus system and is used as the main structure
3
-- to add devices.
4
-- These devices can be:
5
-- - Memory
6
-- - Cache controller
7
-- - CPU
8
-- - Input devices
9
-- - Output devices
10
 
11
-- The main goal of the system is to provide the bus, the bus
12
-- controller for arbitration between bus masters, the control
13
-- signals, the data and address signals, the data protocol
14
-- and the address decoding.
15
 
16
-- It should be possible to generate this file based upon a
17
-- description of the different devices.
18
 
19
ARCHITECTURE Structural OF board IS
20
 
21
  -- Definition of buses
22
 
23
BEGIN  -- ARCHITECTURE Structural
24
 
25
 
26
 
27
END ARCHITECTURE Structural;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.