URL
https://opencores.org/ocsvn/xucpu/xucpu/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
29 |
lcdsgmtr |
|
2 |
|
|
|
3 |
|
|
|
4 |
|
|
|
5 |
|
|
|
6 |
|
|
|
7 |
|
|
|
8 |
|
|
|
9 |
|
|
2
|
10 |
|
|
/clock_gen - Behavioral |home|jurgen|Projects|xucpu|src|system|clock.vhdl
|
11 |
|
|
/memory - Structural |home|jurgen|Projects|xucpu|src|components|BRAM|RAM.vhdl
|
12 |
|
|
/mux32to1 - Behavioral |home|jurgen|Projects|xucpu|src|components|multiplexer|MUX.vhdl
|
13 |
|
|
/summation - Behavioral |home|jurgen|Projects|xucpu|src|components|ALU|summation.vhdl
|
14 |
|
|
/system - Structural |home|jurgen|Projects|xucpu|src|system|system_2k.vhdl
|
15 |
|
|
/system - Structural |home|jurgen|Projects|xucpu|src|system|system_2k.vhdl/MEM1 - memory - Structural
|
16 |
|
|
/system - Structural |home|jurgen|Projects|xucpu|src|system|system_mem_32k.vhdl
|
17 |
|
|
|
18 |
|
|
|
19 |
|
|
system - Structural (/home/jurgen/Projects/xucpu/src/system/system_2k.vhdl)
|
20 |
|
|
|
21 |
|
|
0
|
22 |
|
|
0
|
23 |
|
|
000000ff00000000000000010000000100000000000000000000000000000000020200000001000000010000006400000294000000020000000000000000000000000200000064ffffffff000000810000000300000002000002940000000100000003000000000000000100000003
|
24 |
|
|
false
|
25 |
|
|
system - Structural (/home/jurgen/Projects/xucpu/src/system/system_2k.vhdl)
|
26 |
|
|
|
27 |
|
|
|
28 |
|
|
|
29 |
|
|
1
|
30 |
|
|
Configure Target Device
|
31 |
|
|
Design Utilities
|
32 |
|
|
Implement Design/Map
|
33 |
|
|
Implement Design/Place & Route/Back-annotate Pin Locations
|
34 |
|
|
Implement Design/Place & Route/Generate IBIS Model
|
35 |
|
|
Implement Design/Translate
|
36 |
|
|
Synthesize - XST
|
37 |
|
|
User Constraints
|
38 |
|
|
|
39 |
|
|
|
40 |
|
|
Analyze Timing / Floorplan Design (PlanAhead)
|
41 |
|
|
|
42 |
|
|
8
|
43 |
|
|
0
|
44 |
|
|
000000ff000000000000000100000001000000000000000000000000000000000000000000000001c8000000010000000100000000000000000000000064ffffffff000000810000000000000001000001c80000000100000000
|
45 |
|
|
false
|
46 |
|
|
Analyze Timing / Floorplan Design (PlanAhead)
|
47 |
|
|
|
48 |
|
|
|
49 |
|
|
|
50 |
|
|
1
|
51 |
|
|
|
52 |
|
|
|
53 |
|
|
/home/jurgen/Projects/xucpu/Xilinx/2k/system_2k/system.ucf
|
54 |
|
|
|
55 |
|
|
2
|
56 |
|
|
0
|
57 |
|
|
000000ff000000000000000100000000000000000100000000000000000000000000000000000003e1000000040101000100000000000000000000000064ffffffff0000008100000000000000040000021b0000000100000000000000d00000000100000000000000840000000100000000000000720000000100000000
|
58 |
|
|
false
|
59 |
|
|
/home/jurgen/Projects/xucpu/Xilinx/2k/system_2k/system.ucf
|
60 |
|
|
|
61 |
|
|
|
62 |
|
|
|
63 |
|
|
1
|
64 |
|
|
work
|
65 |
|
|
|
66 |
|
|
|
67 |
|
|
0
|
68 |
|
|
0
|
69 |
|
|
000000ff00000000000000010000000000000000010000000000000000000000000000000000000121000000010001000100000000000000000000000064ffffffff000000810000000000000001000001210000000100000000
|
70 |
|
|
false
|
71 |
|
|
work
|
72 |
|
|
|
73 |
|
|
000000ff0000000000000002000001490000012001000000060100000002
|
74 |
|
|
Implementation
|
75 |
|
|
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.