OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [bench/] [asm/] [dev.i] - Blame information for rev 50

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 16 dgisselq
////////////////////////////////////////////////////////////////////////////////
2
//
3
// Filename:    dev.i
4
//
5
// Project:     XuLA2 board
6
//
7
// Purpose:     Defines where the various registers are on the board by name,
8
//              so that henceforth they can be referenced by name.
9
//
10
//
11
// Creator:     Dan Gisselquist, Ph.D.
12
//              Gisselquist Technology, LLC
13
//
14
////////////////////////////////////////////////////////////////////////////////
15
//
16
// Copyright (C) 2015, Gisselquist Technology, LLC
17
//
18
// This program is free software (firmware): you can redistribute it and/or
19
// modify it under the terms of  the GNU General Public License as published
20
// by the Free Software Foundation, either version 3 of the License, or (at
21
// your option) any later version.
22
//
23
// This program is distributed in the hope that it will be useful, but WITHOUT
24
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
25
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
26
// for more details.
27
//
28
// License:     GPL, v3, as defined and found on www.gnu.org,
29
//              http://www.gnu.org/licenses/gpl.html
30
//
31
//
32
////////////////////////////////////////////////////////////////////////////////
33
//
34
//
35 4 dgisselq
        dev.base                equ     0x0100
36 16 dgisselq
        dev.version             equ     0x0102
37
        dev.pic                 equ     0x0103
38
        dev.buserr              equ     0x0104
39
        ; dev.rtc.date            equ     0x0105
40
        dev.gpio                equ     0x0106
41
        dev.uart.ctrl           equ     0x0107
42
        dev.pwm                 equ     0x0108
43
        dev.uart.rx             equ     0x010a
44
        dev.uart.tx             equ     0x010b
45
        dev.qspi                equ     0x010c
46
        dev.rtc.clock           equ     0x0110
47
        dev.rtc.timer           equ     0x0111
48
        dev.rtc.stopwatch       equ     0x0112
49
        dev.rtc.alarm           equ     0x0113
50
        dev.scope               equ     0x0118
51
        dev.flashscope          equ     0x011c
52
        dev.cfgscope            equ     0x011a
53
        dev.ramscope            equ     0x011c
54
        dev.zipscope            equ     0x011e
55
        dev.cfg                 equ     0x0140
56
        dev.cfg.cmd             equ     0x0145
57
        dev.cfg.wbstarlo        equ     0x0153  // GENERAL 1, p134
58 4 dgisselq
        dev.mem.base            equ     0x0002000
59
        dev.mem.last            equ     0x0003fff
60
        dev.flash.base          equ     0x0040000
61
        dev.sdram.base          equ     0x0800000

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.