OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [bench/] [cpp/] [busmaster_tb.cpp] - Blame information for rev 37

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 4 dgisselq
//
2
//
3
// Filename:    busmaster_tb.cpp
4
//
5
// Project:     FPGA library development (XuLA2 development board)
6
//
7
// Purpose:     This is piped version of the testbench for the busmaster
8
//              verilog code.  The busmaster code is designed to be a complete
9
//              code set implementing all of the functionality of the XESS
10
//              XuLA2 development board.  If done well, the programs talking to
11
//              this one should be able to talk to the board and apply the
12
//              same tests to the board itself.
13
//
14
// Creator:     Dan Gisselquist
15
//              Gisselquist Tecnology, LLC
16
//
17
// Copyright:   2015
18
//
19
//
20
#include <signal.h>
21
#include <time.h>
22
 
23
#include "verilated.h"
24
#include "Vbusmaster.h"
25
 
26
#include "testb.h"
27
// #include "twoc.h"
28
#include "pipecmdr.h"
29
#include "qspiflashsim.h"
30
#include "sdramsim.h"
31
 
32
#include "port.h"
33
 
34
// Add a reset line, since Vbusmaster doesn't have one
35
class   Vbusmasterr : public Vbusmaster {
36
public:
37
        int     i_rst;
38
        virtual ~Vbusmasterr() {}
39
};
40
 
41
// No particular "parameters" need definition or redefinition here.
42
class   BUSMASTER_TB : public PIPECMDR<Vbusmasterr> {
43
public:
44
        unsigned long   m_tx_busy_count;
45
        QSPIFLASHSIM    m_flash;
46
        SDRAMSIM        m_sdram;
47
        unsigned        m_last_led;
48
        time_t          m_start_time;
49
 
50
        BUSMASTER_TB(void) : PIPECMDR(FPGAPORT) {
51
                m_start_time = time(NULL);
52
        }
53
 
54
        void    reset(void) {
55
                m_core->i_clk = 1;
56
                m_core->eval();
57
        }
58
 
59
        void    tick(void) {
60
                if ((m_tickcount & ((1<<28)-1))==0) {
61
                        double  ticks_per_second = m_tickcount;
62
                        ticks_per_second /= (double)(time(NULL) - m_start_time);
63
                        printf(" ********   %.6f TICKS PER SECOND\n",
64
                                ticks_per_second);
65
                }
66
 
67
                // Set up the bus before any clock tick
68
                m_core->i_clk = 1;
69
                m_core->i_spi_miso = m_flash(m_core->o_sf_cs_n,
70
                                                m_core->o_spi_sck,
71
                                                m_core->o_spi_mosi)&0x02;
72
                m_core->i_ram_data = m_sdram(1,
73
                                m_core->o_ram_cke, m_core->o_ram_cs_n,
74
                                m_core->o_ram_ras_n, m_core->o_ram_cas_n,
75
                                m_core->o_ram_we_n, m_core->o_ram_bs,
76
                                m_core->o_ram_addr, m_core->o_ram_drive_data,
77
                                m_core->o_ram_data);
78
                PIPECMDR::tick();
79
 
80
                bool    writeout = false;
81
                /*
82 37 dgisselq
                if (m_core->v__DOT__sdram__DOT__r_pending)
83 4 dgisselq
                        writeout = true;
84 37 dgisselq
                else if (m_core->v__DOT__sdram__DOT__bank_active[0])
85 4 dgisselq
                        writeout = true;
86 37 dgisselq
                else if (m_core->v__DOT__sdram__DOT__bank_active[1])
87 4 dgisselq
                        writeout = true;
88 37 dgisselq
                else if (m_core->v__DOT__sdram__DOT__bank_active[2])
89 4 dgisselq
                        writeout = true;
90 37 dgisselq
                else if (m_core->v__DOT__sdram__DOT__bank_active[3])
91 4 dgisselq
                        writeout = true;
92
                */
93
                if (writeout) {
94
                        printf("%08lx:", m_tickcount);
95
 
96
                        printf("(%d,%d->%d),(%d,%d->%d)|%c[%08x/%08x]@%08x %d%d%c",
97
                                m_core->v__DOT__wbu_cyc,
98
                                m_core->v__DOT__dwb_cyc, // was zip_cyc
99
                                m_core->v__DOT__wb_cyc,
100
                                //
101
                                m_core->v__DOT__wbu_stb,
102
                                // 0, // m_core->v__DOT__dwb_stb, // was zip_stb
103
                                m_core->v__DOT__zippy__DOT__thecpu__DOT__mem_stb_gbl,
104
                                m_core->v__DOT__wb_stb,
105
                                //
106
                                (m_core->v__DOT__wb_we)?'W':'R',
107
                                m_core->v__DOT__wb_data,
108
                                        m_core->v__DOT__dwb_idata,
109
                                m_core->v__DOT__wb_addr,
110
                                m_core->v__DOT__dwb_ack,
111
                                m_core->v__DOT__dwb_stall,
112
                                (m_core->v__DOT__wb_err)?'E':'.');
113
 
114
                        printf("%c[%d%d%d%d,%d:%04x%c]@%06x(%d) ->%06x%c",
115
                                (m_core->v__DOT__sdram_sel)?'!':' ',
116
                                m_core->o_ram_cs_n, m_core->o_ram_ras_n,
117
                                m_core->o_ram_cas_n, m_core->o_ram_we_n,
118
                                m_core->o_ram_bs, m_core->o_ram_data,
119
                                (m_core->o_ram_drive_data)?'D':'-',
120
                                m_core->o_ram_addr,
121
                                        (m_core->o_ram_addr>>10)&1,
122
                                m_core->i_ram_data,
123
                                (m_core->o_ram_drive_data)?'-':'V');
124
 
125
                        printf(" SD[%d,%d-%3x%d]",
126
                                m_core->v__DOT__sdram__DOT__r_state,
127
                                m_sdram.pwrup(),
128
                                m_core->v__DOT__sdram__DOT__refresh_clk,
129
                                m_core->v__DOT__sdram__DOT__need_refresh);
130
 
131
                        printf(" BNK[%d:%6x,%d:%6x,%d:%6x,%d:%6x],%x%d",
132
                                m_core->v__DOT__sdram__DOT__bank_active[0],
133
                                m_core->v__DOT__sdram__DOT__bank_row[0],
134
                                m_core->v__DOT__sdram__DOT__bank_active[1],
135
                                m_core->v__DOT__sdram__DOT__bank_row[1],
136
                                m_core->v__DOT__sdram__DOT__bank_active[2],
137
                                m_core->v__DOT__sdram__DOT__bank_row[2],
138
                                m_core->v__DOT__sdram__DOT__bank_active[3],
139
                                m_core->v__DOT__sdram__DOT__bank_row[3],
140
                                m_core->v__DOT__sdram__DOT__clocks_til_idle,
141
                                m_core->v__DOT__sdram__DOT__r_barrell_ack);
142
 
143
                        printf(" %s%s%c[%08x@%06x]",
144
                                (m_core->v__DOT__sdram__DOT__bus_cyc)?"C":" ",
145
                                (m_core->v__DOT__sdram__DOT__r_pending)?"PND":"   ",
146
                                (m_core->v__DOT__sdram__DOT__r_we)?'W':'R',
147 37 dgisselq
                                (m_core->v__DOT__sdram__DOT__r_we)
148
                                ?(m_core->v__DOT__sdram__DOT__r_data)
149
                                :(m_core->v__DOT__sdram_data),
150 4 dgisselq
                                (m_core->v__DOT__sdram__DOT__r_addr));
151
 
152 37 dgisselq
                        printf("%s%s%s%s%s%s%s%s%s%s%s%2x",
153
                                // (m_core->v__DOT__zippy__DOT__dbg_ack)?"A":"-",
154
                                // (m_core->v__DOT__zippy__DOT__dbg_stall)?"S":"-",
155
                                // (m_core->v__DOT__zippy__DOT__sys_dbg_cyc)?"D":"-",
156 4 dgisselq
                                (m_core->v__DOT__zippy__DOT__cpu_lcl_cyc)?"L":"-",
157
                                (m_core->v__DOT__zippy__DOT__cpu_dbg_stall)?"Z":"-",
158
                                (m_core->v__DOT__zippy__DOT__cmd_halt)?"H":"-",
159
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__pf_cyc)?"P":"-",
160
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__mem_cyc_gbl)?"G":"-",
161
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__mem_cyc_lcl)?"L":"-",
162
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__dcd_ce)?"k":"-",
163
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__opvalid)?"O":"-",
164
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__op_ce)?"k":"-",
165
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__new_pc)?"N":"-",
166
                                (m_core->v__DOT__zippy__DOT__thecpu__DOT__clear_pipeline)?"C":"-",
167
                                (m_core->v__DOT__zippy__DOT__cmd_addr));
168
 
169
                        printf("\n");
170
                }
171
 
172
        }
173
 
174
};
175
 
176
BUSMASTER_TB    *tb;
177
 
178
void    busmaster_kill(int v) {
179
        tb->kill();
180
        exit(0);
181
}
182
 
183
int     main(int argc, char **argv) {
184
        Verilated::commandArgs(argc, argv);
185
        tb = new BUSMASTER_TB;
186
 
187
        // signal(SIGINT,  busmaster_kill);
188
 
189
        tb->reset();
190
 
191
        while(1)
192
                tb->tick();
193
 
194
        exit(0);
195
}
196
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.