OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [doc/] [wishbone.html] - Blame information for rev 59

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 6 dgisselq 
<HTML><HEAD><TITLE>XuLA2 Wishbone Bus</TITLE></HEAD>
2 
<BODY>
3 
<h1 align=center>XuLA2 Wishbone Address Space</H1>
4 
<TABLE align=center>
5 
<TR><TH>Wishbone Address</TH><TH align=center>Words</TH><TH align=left>Usage</TH></TR>
6 
<TR><TD align=right><TT>0_0000_0000_0000_0000_xxxx_xxxx</TT></TD><TH align=right>256</TH><TD>Undefined Memory (Bus Error)</TD></TR>
7 31 dgisselq 
<TR><TD align=right><TT>0_0000_0000_0000_0001_0000_0000</TT></TD><TH align=right>1</TH><TD>(Reserved)</TD></TR>
8 
<TR><TD align=right><TT>0_0000_0000_0000_0001_0000_0001</TT></TD><TH align=right>1</TH><TD>Version</TD></TR>
9 
<TR><TD align=right><TT>0_0000_0000_0000_0001_0000_0010</TT></TD><TH align=right>1</TH><TD>JTAG Accessible Interrupt Controller</TD></TR>
10 
<TR><TD align=right><TT>0_0000_0000_0000_0001_0000_0011</TT></TD><TH align=right>1</TH><TD>Bus Error (Includes errors induced from JTAG-wishbone controller)</TD></TR>
11 
<TR><TD align=right><TT>0_0000_0000_0000_0001_0000_0100</TT></TD><TH align=right>1</TH><TD>ZipTimer</TD></TR>
12 6 dgisselq 
<TR><TD align=right><TT>0_0000_0000_0000_0001_0000_0101</TT></TD><TH align=right>1</TH><TD>RTC Date</TD></TR>
13 
<TR><TD align=right><TT>0_0000_0000_0000_0001_0000_0110</TT></TD><TH align=right>1</TH><TD>GPIO control</TD></TR>
14 
<TR><TD align=right><TT>0_0000_0000_0000_0001_0000_0111</TT></TD><TH align=right>1</TH><TD>UART Control word</TD></TR>
15 
<TR><TD align=right><TT>0_0000_0000_0000_0001_0000_100x</TT></TD><TH align=right>2</TH><TD>PWM control</TD></TR>
16 
<TR><TD align=right><TT>0_0000_0000_0000_0001_0000_1010</TT></TD><TH align=right>1</TH><TD>Receive UART RX value</TD></TR>
17 
<TR><TD align=right><TT>0_0000_0000_0000_0001_0000_1011</TT></TD><TH align=right>1</TH><TD>Transmit UART port</TD></TR>
18 
<TR><TD align=right><TT>0_0000_0000_0000_0001_0000_11xx</TT></TD><TH align=right>4</TH><TD>Flash Control Words</TD></TR>
19 
<TR><TD align=right><TT>0_0000_0000_0000_0001_0001_0xxx</TT></TD><TH align=right>8</TH><TD>RTC Clock</TD></TR>
20 
<TR><TD align=right><TT>0_0000_0000_0000_0001_0001_1yyx</TT></TD><TH align=right>2</TH><TD>Scope #Y (0..3)</TD></TR>
21 31 dgisselq 
<TR><TD align=right><TT>0_0000_0000_0000_0001_0010_00xx</TT></TD><TH align=right>?</TH><TD>SD Card Control (Not yet implemented)</TD></TR>
22 6 dgisselq 
<TR><TD align=right><TT>0_0000_0000_0000_0001_01xx_xxxx</TT></TD><TH align=right>32</TH><TD>(ICAPE Access -- not yet proven)</TD></TR>
23 
<TR><TD align=right><TT>0_0000_0000_001x_xxxx_xxxx_xxxx</TT></TD><TH align=right>8k</TH><TD>On Chip RAM</TD></TR>
24 
<TR><TD align=right><TT>0_0000_01xx_xxxx_xxxx_xxxx_xxxx</TT></TD><TH align=right>256k</TH><TD>1 MB SPI Flash (256kW)</TD></TR>
25 
<TR><TD align=right><TT>0_1rrr_rrrr_rrrr_rrbb_cccc_cccc</TT></TD><TH align=right>8M</TH><TD>32 MB SDRAM (8MW)</TD></TR>
26 
<TR><TD align=right><TT>1_yyyy_yyyy_yyyy_yyyy_yyyy_yyyx</TT></TD><TH align=right>2</TH><TD>External Zip CPU control (y bits are don't cares, not accessible from ZipCPU)</TD></TR>
27 
<!-- -->
28 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_xxxx</TT></TD><TH align=right>20</TH><TD>Zip System registers</TD></TR>
29 
<!-- -->
30 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_0000</TT></TD><TH align=right>1</TH><TD>Zip Programmable Interrupt Controller</TD></TR>
31 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_0001</TT></TD><TH align=right>1</TH><TD>Watchdog Timer</TD></TR>
32 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_0010</TT></TD><TH align=right>1</TH><TD>Address of last bus error, as seen by the Zip CPU</TD></TR>
33 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_0011</TT></TD><TH align=right>1</TH><TD>Secondary Interrupt Controller</TD></TR>
34 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_0100</TT></TD><TH align=right>1</TH><TD>Timer A</TD></TR>
35 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_0101</TT></TD><TH align=right>1</TH><TD>Timer B</TD></TR>
36 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_0110</TT></TD><TH align=right>1</TH><TD>Timer C</TD></TR>
37 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_0111</TT></TD><TH align=right>1</TH><TD>Jiffies</TD></TR>
38 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_1000</TT></TD><TH align=right>1</TH><TD>Master Task Clock Counter</TD></TR>
39 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_1001</TT></TD><TH align=right>1</TH><TD>Master Stall Counter</TD></TR>
40 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_1010</TT></TD><TH align=right>1</TH><TD>Master Pre-Fetch Stall Counter</TD></TR>
41 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_1011</TT></TD><TH align=right>1</TH><TD>Master Instruction Counter</TD></TR>
42 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_1100</TT></TD><TH align=right>1</TH><TD>User Task Clock Counter</TD></TR>
43 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_1101</TT></TD><TH align=right>1</TH><TD>User Stall Counter</TD></TR>
44 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_1110</TT></TD><TH align=right>1</TH><TD>User Pre-Fetch Stall Counter</TD></TR>
45 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0000_1111</TT></TD><TH align=right>1</TH><TD>User Instruction Counter</TD></TR>
46 
<TR><TD><TT>1100_0000_0000_0000_0000_0000_0001_00xx</TT></TD><TH align=right>1</TH><TD>DMA Controller</TD></TR>
47 
</TABLE>
48 31 dgisselq 
<!--
49 
<h3 align=center>Speed-I/O assignments</H3>
50 
-->
51 
 
52 6 dgisselq 
<h1 align=center>Primary (ZipSystem) Interrupt Controller Assignments</H1>
53 
<TABLE align=center>
54 
<TR><TD><TH align=right>0</TH><TD>DMA controller</TD></TR>
55 
<TR><TD><TH align=right>1</TH><TD>Jiffies</TD></TR>
56 
<TR><TD><TH align=right>2</TH><TD>Timer C</TD></TR>
57 
<TR><TD><TH align=right>3</TH><TD>Timer B</TD></TR>
58 
<TR><TD><TH align=right>4</TH><TD>Timer A</TD></TR>
59 
<TR><TD><TH align=right>5</TH><TD>Secondary Interrupt Controller</TD></TR>
60 
<TR><TD><TH align=right>6</TH><TD>JTAG Accessible Interrupt Controller</TD></TR>
61 
<TR><TD><TH align=right>7</TH><TD>RTC Clock</TD></TR>
62 
<TR><TD><TH align=right>8</TH><TD>SPI Flash</TD></TR>
63 
<TR><TD><TH align=right>9</TH><TD>Scope</TD></TR>
64 
<TR><TD><TH align=right>10</TH><TD>GPIO</TD></TR>
65 
<TR><TD><TH align=right>11</TH><TD>PWM</TD></TR>
66 
<TR><TD><TH align=right>12</TH><TD>RX UART data available (with FIFO, becomes non-empty RX FIFO not empty)</TD></TR>
67 
<TR><TD><TH align=right>13</TH><TD>TX UART idle (with FIFO, becomes TX FIFO empty)</TD></TR>
68 
<TR><TD><TH align=right>14</TH><TD>(Unused/reserved)</TD></TR>
69 
</TABLE>
70 
<h1 align=center>Secondary (ZipSystem) Interrupt Controller Assignments</H1>
71 
<TABLE align=center>
72 
<TR><TD><TH align=right>0</TH><TD>User Instruction Counter</TD></TR>
73 
<TR><TD><TH align=right>1</TH><TD>User Prefetch stall counter</TD></TR>
74 
<TR><TD><TH align=right>2</TH><TD>User stall counter</TD></TR>
75 
<TR><TD><TH align=right>3</TH><TD>User task counter</TD></TR>
76 
<TR><TD><TH align=right>4</TH><TD>Master instruction counter rollover</TD></TR>
77 
<TR><TD><TH align=right>5</TH><TD>Master prefetch stall counter rollover</TD></TR>
78 
<TR><TD><TH align=right>6</TH><TD>Master stall counter rollover</TD></TR>
79 
<TR><TD><TH align=right>7</TH><TD>Master task counter rollover</TD></TR>
80 
<TR><TD><TH align=right>8-14</TH><TD>(Unused / reserved)</TD></TR>
81 
</TABLE>
82 
<h1 align=center>JTAG Accessible Interrupt Controller Assignments</H1>
83 
<TABLE align=center>
84 
<TR><TD><TH align=right>0</TH><TD>Zip CPU Halted</TD></TR>
85 
<TR><TD><TH align=right>1</TH><TD>RTC Clock</TD></TR>
86 
<TR><TD><TH align=right>2</TH><TD>SPI Flash</TD></TR>
87 
<TR><TD><TH align=right>3</TH><TD>Scope</TD></TR>
88 
<TR><TD><TH align=right>4</TH><TD>GPIO</TD></TR>
89 
<TR><TD><TH align=right>5</TH><TD>PWM</TD></TR>
90 
<TR><TD><TH align=right>6</TH><TD>RX UART</TD></TR>
91 
<TR><TD><TH align=right>7</TH><TD>TX UART</TD></TR>
92 31 dgisselq 
<TR><TD><TH align=right>8</TH><TD>Bus Timer (A Zip Timer, just on the bus)</TD></TR>
93 
<TR><TD><TH align=right>9-14</TH><TD>(Unused / reserved)</TD></TR>
94 6 dgisselq 
</TABLE>
95 
</BODY></HTML>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.