OpenCores
URL https://opencores.org/ocsvn/xulalx25soc/xulalx25soc/trunk

Subversion Repositories xulalx25soc

[/] [xulalx25soc/] [trunk/] [sw/] [port.h] - Blame information for rev 25

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 5 dgisselq
////////////////////////////////////////////////////////////////////////////////
2
//
3
// Filename:    port.h
4
//
5
// Project:     XuLA2 board
6
//
7
// Purpose:     Defines the communication parameters necessary for communicating
8
//              with the device.
9
//
10
//
11
// Creator:     Dan Gisselquist, Ph.D.
12
//              Gisselquist Technology, LLC
13
//
14
////////////////////////////////////////////////////////////////////////////////
15
//
16
// Copyright (C) 2015, Gisselquist Technology, LLC
17
//
18
// This program is free software (firmware): you can redistribute it and/or
19
// modify it under the terms of  the GNU General Public License as published
20
// by the Free Software Foundation, either version 3 of the License, or (at
21
// your option) any later version.
22
//
23
// This program is distributed in the hope that it will be useful, but WITHOUT
24
// ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
25
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
26
// for more details.
27
//
28
// License:     GPL, v3, as defined and found on www.gnu.org,
29
//              http://www.gnu.org/licenses/gpl.html
30
//
31
//
32
////////////////////////////////////////////////////////////////////////////////
33
//
34
//
35
#ifndef PORT_H
36
#define PORT_H
37
 
38
// #include "usbi.h"
39
 
40
// There are two ways to connect: via a serial port, and via a TCP socket
41
// connected to a serial port.  This way, we can connect the device on one
42
// computer, test it, and when/if it doesn't work we can replace the device
43
// with the test-bench.  Across the network, no one will know any better that
44
// anything had changed.
45 25 dgisselq
#define FPGAHOST        "localhost"     // A random hostname,back from the grave
46 5 dgisselq
#define FPGATTY         "/dev/ttyUSB1"
47
#define FPGAPORT        7239    // Just some random port number ....
48
 
49
#ifdef  USBI_H
50
#define FPGAOPEN(V) V= new FPGA(new USBI())
51
#else
52
#define FPGAOPEN(V) V= new FPGA(new NETCOMMS(FPGAHOST, FPGAPORT))
53
#endif
54
 
55
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.