| 1 |
6 |
dgisselq |
#**********************************************************************
|
| 2 |
|
|
# Copyright (c) 1997-2014 by XESS Corp .
|
| 3 |
|
|
# All rights reserved.
|
| 4 |
|
|
#
|
| 5 |
|
|
# This library is free software; you can redistribute it and/or
|
| 6 |
|
|
# modify it under the terms of the GNU Lesser General Public
|
| 7 |
|
|
# License as published by the Free Software Foundation; either
|
| 8 |
|
|
# version 3.0 of the License, or (at your option) any later version.
|
| 9 |
|
|
#
|
| 10 |
|
|
# This library is distributed in the hope that it will be useful,
|
| 11 |
|
|
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
| 12 |
|
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
| 13 |
|
|
# Lesser General Public License for more details.
|
| 14 |
|
|
#
|
| 15 |
|
|
# You should have received a copy of the GNU Lesser General Public
|
| 16 |
|
|
# License along with this library. If not, see
|
| 17 |
|
|
# .
|
| 18 |
|
|
#**********************************************************************
|
| 19 |
|
|
|
| 20 |
|
|
NET i_clk_12mhz LOC = A9; # 12 MHz clock input.
|
| 21 |
|
|
|
| 22 |
|
|
##############################
|
| 23 |
|
|
# SDRAM
|
| 24 |
|
|
##############################
|
| 25 |
|
|
NET o_ram_cke LOC = J12;
|
| 26 |
|
|
NET o_ram_clk LOC = K11;
|
| 27 |
|
|
NET i_ram_feedback_clk LOC = K12;
|
| 28 |
|
|
NET o_ram_cs_n LOC = H4;
|
| 29 |
|
|
NET o_ram_ras_n LOC = L4;
|
| 30 |
|
|
NET o_ram_cas_n LOC = L3;
|
| 31 |
|
|
NET o_ram_we_n LOC = M3;
|
| 32 |
|
|
NET o_ram_ldqm LOC = M4;
|
| 33 |
|
|
NET o_ram_udqm LOC = L13;
|
| 34 |
|
|
NET o_ram_bs<0> LOC = H3;
|
| 35 |
|
|
NET o_ram_bs<1> LOC = G3;
|
| 36 |
|
|
NET o_ram_addr<0> LOC = E4;
|
| 37 |
|
|
NET o_ram_addr<1> LOC = E3;
|
| 38 |
|
|
NET o_ram_addr<2> LOC = D3;
|
| 39 |
|
|
NET o_ram_addr<3> LOC = C3;
|
| 40 |
|
|
NET o_ram_addr<4> LOC = B12;
|
| 41 |
|
|
NET o_ram_addr<5> LOC = A12;
|
| 42 |
|
|
NET o_ram_addr<6> LOC = D12;
|
| 43 |
|
|
NET o_ram_addr<7> LOC = E12;
|
| 44 |
|
|
NET o_ram_addr<8> LOC = G16;
|
| 45 |
|
|
NET o_ram_addr<9> LOC = G12;
|
| 46 |
|
|
NET o_ram_addr<10> LOC = F4;
|
| 47 |
|
|
NET o_ram_addr<11> LOC = G11;
|
| 48 |
|
|
NET o_ram_addr<12> LOC = H13;
|
| 49 |
|
|
NET io_ram_data<0> LOC = P6;
|
| 50 |
|
|
NET io_ram_data<1> LOC = T6;
|
| 51 |
|
|
NET io_ram_data<2> LOC = T5;
|
| 52 |
|
|
NET io_ram_data<3> LOC = P5;
|
| 53 |
|
|
NET io_ram_data<4> LOC = R5;
|
| 54 |
|
|
NET io_ram_data<5> LOC = N5;
|
| 55 |
|
|
NET io_ram_data<6> LOC = P4;
|
| 56 |
|
|
NET io_ram_data<7> LOC = N4;
|
| 57 |
|
|
NET io_ram_data<8> LOC = P12;
|
| 58 |
|
|
NET io_ram_data<9> LOC = R12;
|
| 59 |
|
|
NET io_ram_data<10> LOC = T13;
|
| 60 |
|
|
NET io_ram_data<11> LOC = T14;
|
| 61 |
|
|
NET io_ram_data<12> LOC = R14;
|
| 62 |
|
|
NET io_ram_data<13> LOC = T15;
|
| 63 |
|
|
NET io_ram_data<14> LOC = T12;
|
| 64 |
|
|
NET io_ram_data<15> LOC = P11;
|
| 65 |
|
|
|
| 66 |
|
|
##############################
|
| 67 |
|
|
# Flash
|
| 68 |
|
|
##############################
|
| 69 |
|
|
NET o_sd_cs_n LOC = T8;
|
| 70 |
|
|
NET o_sf_cs_n LOC = T3;
|
| 71 |
|
|
NET o_spi_sck LOC = R11;
|
| 72 |
|
|
NET o_spi_mosi LOC = T10;
|
| 73 |
|
|
NET i_spi_miso LOC = P10;
|
| 74 |
|
|
|
| 75 |
|
|
##############################
|
| 76 |
|
|
# Prototyping Header
|
| 77 |
|
|
##############################
|
| 78 |
|
|
# NET io_chan_clk LOC = T7; # L32N
|
| 79 |
|
|
NET i_rx_uart LOC = R7; # L32P
|
| 80 |
|
|
NET i_gpio<0> LOC = R15; # L49P
|
| 81 |
|
|
NET i_gpio<1> LOC = R16; # L49N
|
| 82 |
|
|
NET i_gpio<2> LOC = M15; # L46P
|
| 83 |
|
|
NET i_gpio<3> LOC = M16; # L46N
|
| 84 |
|
|
NET i_gpio<4> LOC = K15; # L44P
|
| 85 |
|
|
NET i_gpio<5> LOC = K16; # L44N
|
| 86 |
|
|
NET i_gpio<6> LOC = J16; # L43N
|
| 87 |
|
|
NET i_gpio<7> LOC = J14; # L43P
|
| 88 |
|
|
NET i_gpio<8> LOC = F15; # L35P
|
| 89 |
|
|
NET i_gpio<9> LOC = F16; # L35N
|
| 90 |
|
|
NET i_gpio<10> LOC = C16; # L33N
|
| 91 |
|
|
NET i_gpio<11> LOC = C15; # L33P
|
| 92 |
|
|
NET i_gpio<12> LOC = B16; # L29N
|
| 93 |
|
|
NET i_gpio<13> LOC = B15; # L29P
|
| 94 |
|
|
NET o_pwm LOC = T4; # L63N (No differential pair!)
|
| 95 |
|
|
NET o_tx_uart LOC = R2; # L32P
|
| 96 |
|
|
NET o_gpio<0> LOC = R1; # L32N
|
| 97 |
|
|
NET o_gpio<1> LOC = M2; # L35P
|
| 98 |
|
|
NET o_gpio<2> LOC = M1; # L35N
|
| 99 |
|
|
NET o_gpio<3> LOC = K3; # L42P
|
| 100 |
|
|
NET o_gpio<4> LOC = J4; # L42N
|
| 101 |
|
|
NET o_gpio<5> LOC = H1; # L39N
|
| 102 |
|
|
NET o_gpio<6> LOC = H2; # L39P
|
| 103 |
|
|
NET o_gpio<7> LOC = F1; # L41N
|
| 104 |
|
|
NET o_gpio<8> LOC = F2; # L41P
|
| 105 |
|
|
NET o_gpio<9> LOC = E1; # L46N
|
| 106 |
|
|
NET o_gpio<10> LOC = E2; # L46P
|
| 107 |
|
|
NET o_gpio<11> LOC = C1; # L50P
|
| 108 |
|
|
NET o_gpio<12> LOC = B1; # L50N
|
| 109 |
|
|
NET o_gpio<13> LOC = B2; # L52P
|
| 110 |
|
|
NET o_gpio<14> LOC = A2; # L52N
|
| 111 |
|
|
|
| 112 |
|
|
##############################
|
| 113 |
|
|
# I/O Drive
|
| 114 |
|
|
##############################
|
| 115 |
|
|
NET i_clk_12mhz IOSTANDARD = LVTTL;
|
| 116 |
|
|
NET o_ram_clk IOSTANDARD = LVTTL | SLEW=FAST | DRIVE=8;
|
| 117 |
|
|
NET i_ram_feedback_clk IOSTANDARD = LVTTL;
|
| 118 |
|
|
NET o_ram_cke IOSTANDARD = LVTTL;
|
| 119 |
|
|
NET o_ram_cs_n IOSTANDARD = LVTTL;
|
| 120 |
|
|
NET o_ram_addr* IOSTANDARD = LVTTL | SLEW=SLOW | DRIVE=6;
|
| 121 |
|
|
NET o_ram_bs* IOSTANDARD = LVTTL | SLEW=SLOW | DRIVE=6;
|
| 122 |
|
|
NET o_ram_ras_n IOSTANDARD = LVTTL | SLEW=SLOW | DRIVE=6;
|
| 123 |
|
|
NET o_ram_cas_n IOSTANDARD = LVTTL | SLEW=SLOW | DRIVE=6;
|
| 124 |
|
|
NET o_ram_we_n IOSTANDARD = LVTTL | SLEW=SLOW | DRIVE=6;
|
| 125 |
|
|
NET io_ram_data* IOSTANDARD = LVTTL | SLEW=SLOW | DRIVE=6;
|
| 126 |
|
|
NET o_ram_udqm IOSTANDARD = LVTTL | SLEW=SLOW | DRIVE=6;
|
| 127 |
|
|
NET o_ram_ldqm IOSTANDARD = LVTTL | SLEW=SLOW | DRIVE=6;
|
| 128 |
|
|
NET o_sd_cs_n IOSTANDARD = LVTTL;
|
| 129 |
|
|
NET o_sf_cs_n IOSTANDARD = LVTTL;
|
| 130 |
|
|
NET o_spi_sck IOSTANDARD = LVTTL;
|
| 131 |
|
|
NET o_spi_mosi IOSTANDARD = LVTTL;
|
| 132 |
|
|
NET i_gpio* IOSTANDARD = LVTTL;
|
| 133 |
|
|
NET o_gpio* IOSTANDARD = LVTTL;
|
| 134 |
|
|
NET o_pwm IOSTANDARD = LVTTL;
|
| 135 |
|
|
NET o_tx_uart IOSTANDARD = LVTTL;
|
| 136 |
|
|
NET i_rx_uart IOSTANDARD = LVTTL;
|
| 137 |
|
|
|
| 138 |
|
|
##############################
|
| 139 |
|
|
# Clock Nets
|
| 140 |
|
|
##############################
|
| 141 |
|
|
NET "i_clk_12mhz" TNM_NET = "i_clk_12mhz";
|
| 142 |
|
|
NET "i_ram_feedback_clk" TNM_NET = "i_ram_feedback_clk";
|
| 143 |
|
|
TIMESPEC "TSi_clk_12mhz" = PERIOD "i_clk_12mhz" 83.333333 ns HIGH 50%;
|
| 144 |
|
|
# TIMESPEC "TSi_ram_feedback_clk" = PERIOD "i_ram_feedback_clk" 10.0 ns HIGH 50%;
|
| 145 |
|
|
TIMESPEC "TSi_ram_feedback_clk" = PERIOD "i_ram_feedback_clk" 11.3 ns HIGH 50%;
|
