OpenCores
URL https://opencores.org/ocsvn/y80e/y80e/trunk

Subversion Repositories y80e

[/] [y80e/] [trunk/] [rtl/] [version.v] - Blame information for rev 12

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 12 bsa
/*******************************************************************************************/
2
/**                                                                                       **/
3
/** ORIGINAL COPYRIGHT (C) 2010, SYSTEMYDE INTERNATIONAL CORPORATION, ALL RIGHTS RESERVED **/
4
/** COPYRIGHT (C) 2012, SERGEY BELYASHOV                                                  **/
5
/**                                                                                       **/
6
/** version definition file                                          Rev  0.0  06/13/2012 **/
7
/**                                                                                       **/
8
/*******************************************************************************************/
9
 
10
/*******************************************************************************************/
11
/*                                                                                         */
12
/* SELECT ONLY ONE OPTION PER GROUP!  default is first option                              */
13
/*                                                                                         */
14
/*******************************************************************************************/
15
 
16
/*******************************************************************************************/
17
/*                                                                                         */
18
/* enable/disable refresh register emulation (if enabled then breaks testbench)            */
19
/*                                                                                         */
20
/*******************************************************************************************/
21
// `define RREG_EMU                                         /* enable emulation            */
22
 
23
/*******************************************************************************************/
24
/*                                                                                         */
25
/* select CPU or MPU                                                                       */
26
/*                                                                                         */
27
/*******************************************************************************************/
28
// `define Y90_CPU                                         /* stand-alone cpu only         */
29
// `define Y90_MPU                                         /* integrated version           */
30
`define Y90_180                                         /* clone version                */
31
 
32
/*******************************************************************************************/
33
/*                                                                                         */
34
/* select the operation of the H flag for the CCF instruction                              */
35
/*                                                                                         */
36
/*******************************************************************************************/
37
`define Z80_CCF                                         /* z80 CCF operation            */
38
// `define Z180_CCF                                        /* z180 CCF operation           */
39
 
40
/*******************************************************************************************/
41
/*                                                                                         */
42
/* select the implementation of the MLT instruction                                        */
43
/*                                                                                         */
44
/*******************************************************************************************/
45
`define MUL_NORM                                        /* parallel multiplier          */
46
// `define MUL_FAST                                        /* serial multiplier            */
47
 
48
/*******************************************************************************************/
49
/*                                                                                         */
50
/* select the value reported in the System Status Block for dreq_bus (Y90 MPU Only)        */
51
/*                                                                                         */
52
/*******************************************************************************************/
53
`define DREQ_LOG                                        /* log dreq timeouts            */
54
// `define DREQ_ACC                                        /* count dreq timeouts          */
55
 
56
/*******************************************************************************************/
57
/*                                                                                         */
58
/* select the value reported in the System Status Block for wait_req (Y90 MPU Only)        */
59
/*                                                                                         */
60
/*******************************************************************************************/
61
`define WAIT_LOG                                        /* log wait timeouts            */
62
// `define WAIT_ACC                                        /* count wait timeouts          */
63
 
64
 
65
 
66
 
67
 
68
 
69
 
70
 
71
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.