URL
https://opencores.org/ocsvn/yacc/yacc/trunk
[/] [yacc/] [trunk/] [bench/] [c_src/] [pi/] [compile.bat] - Blame information for rev 2
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
2 |
tak.sugawa |
path;
|
2 |
|
|
path=..\..\..\gccmips_elf
|
3 |
|
|
as -o boot.o ..\plasmaboot.asm
|
4 |
|
|
gcc -O2 -O -DRTL_SIM -Dmain=main2 -Wall -S pi2.c
|
5 |
|
|
gcc -O2 -O -DRTL_SIM -Dmain=main2 -Wall -c -s pi2.c
|
6 |
|
|
ld.exe -Ttext 0 -eentry -Map test.map -s -N -o test.exe boot.o pi2.o
|
7 |
|
|
objdump.exe --disassemble test.exe > list.txt
|
8 |
|
|
rem copy test.map
|
9 |
|
|
rem copy count_tak.s
|
10 |
|
|
rem copy list.txt
|
11 |
|
|
convert_mips.exe -sp16k
|
12 |
|
|
copy code0.hex ..\..\..\rtl\altera\*.*
|
13 |
|
|
copy code1.hex ..\..\..\rtl\altera\*.*
|
14 |
|
|
copy code2.hex ..\..\..\rtl\altera\*.*
|
15 |
|
|
copy code3.hex ..\..\..\rtl\altera\*.*
|
16 |
|
|
copy code0.coe ..\..\..\rtl\xilinx\*.*
|
17 |
|
|
copy code1.coe ..\..\..\rtl\xilinx\*.*
|
18 |
|
|
copy code2.coe ..\..\..\rtl\xilinx\*.*
|
19 |
|
|
copy code3.coe ..\..\..\rtl\xilinx\*.*
|
20 |
|
|
rem copy code.txt
|
21 |
|
|
copy ram1k0.mif ..\..\..\rtl\xilinx\*.*
|
22 |
|
|
copy ram1k1.mif ..\..\..\rtl\xilinx\*.*
|
23 |
|
|
copy ram1k2.mif ..\..\..\rtl\xilinx\*.*
|
24 |
|
|
copy ram1k3.mif ..\..\..\rtl\xilinx\*.*
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.