| 1 |
2 |
tak.sugawa |
Assembler report for yacc
|
| 2 |
|
|
Thu Apr 14 20:59:32 2005
|
| 3 |
|
|
Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Web Edition
|
| 4 |
|
|
|
| 5 |
|
|
|
| 6 |
|
|
---------------------
|
| 7 |
|
|
; Table of Contents ;
|
| 8 |
|
|
---------------------
|
| 9 |
|
|
1. Legal Notice
|
| 10 |
|
|
2. Assembler Summary
|
| 11 |
|
|
3. Assembler Settings
|
| 12 |
|
|
4. Assembler Generated Files
|
| 13 |
|
|
5. Assembler Device Options: F:/yacc/syn/altera/yacc.sof
|
| 14 |
|
|
6. Assembler Device Options: F:/yacc/syn/altera/yacc.pof
|
| 15 |
|
|
7. Assembler Messages
|
| 16 |
|
|
|
| 17 |
|
|
|
| 18 |
|
|
|
| 19 |
|
|
----------------
|
| 20 |
|
|
; Legal Notice ;
|
| 21 |
|
|
----------------
|
| 22 |
|
|
Copyright (C) 1991-2005 Altera Corporation
|
| 23 |
|
|
Any megafunction design, and related netlist (encrypted or decrypted),
|
| 24 |
|
|
support information, device programming or simulation file, and any other
|
| 25 |
|
|
associated documentation or information provided by Altera or a partner
|
| 26 |
|
|
under Altera's Megafunction Partnership Program may be used only
|
| 27 |
|
|
to program PLD devices (but not masked PLD devices) from Altera. Any
|
| 28 |
|
|
other use of such megafunction design, netlist, support information,
|
| 29 |
|
|
device programming or simulation file, or any other related documentation
|
| 30 |
|
|
or information is prohibited for any other purpose, including, but not
|
| 31 |
|
|
limited to modification, reverse engineering, de-compiling, or use with
|
| 32 |
|
|
any other silicon devices, unless such use is explicitly licensed under
|
| 33 |
|
|
a separate agreement with Altera or a megafunction partner. Title to the
|
| 34 |
|
|
intellectual property, including patents, copyrights, trademarks, trade
|
| 35 |
|
|
secrets, or maskworks, embodied in any such megafunction design, netlist,
|
| 36 |
|
|
support information, device programming or simulation file, or any other
|
| 37 |
|
|
related documentation or information provided by Altera or a megafunction
|
| 38 |
|
|
partner, remains with Altera, the megafunction partner, or their respective
|
| 39 |
|
|
licensors. No other licenses, including any licenses needed under any third
|
| 40 |
|
|
party's intellectual property, are provided herein.
|
| 41 |
|
|
|
| 42 |
|
|
|
| 43 |
|
|
|
| 44 |
|
|
+---------------------------------------------------------------+
|
| 45 |
|
|
; Assembler Summary ;
|
| 46 |
|
|
+-----------------------+---------------------------------------+
|
| 47 |
|
|
; Assembler Status ; Successful - Thu Apr 14 20:59:31 2005 ;
|
| 48 |
|
|
; Revision Name ; yacc ;
|
| 49 |
|
|
; Top-level Entity Name ; yacc ;
|
| 50 |
|
|
; Family ; Cyclone ;
|
| 51 |
|
|
; Device ; EP1C12Q240C6 ;
|
| 52 |
|
|
+-----------------------+---------------------------------------+
|
| 53 |
|
|
|
| 54 |
|
|
|
| 55 |
|
|
+------------------------------------------------------------------------------------------------------------------+
|
| 56 |
|
|
; Assembler Settings ;
|
| 57 |
|
|
+---------------------------------------------------------------------------------------+----------+---------------+
|
| 58 |
|
|
; Option ; Setting ; Default Value ;
|
| 59 |
|
|
+---------------------------------------------------------------------------------------+----------+---------------+
|
| 60 |
|
|
; Use smart compilation ; Normal ; Normal ;
|
| 61 |
|
|
; Generate Serial Vector Format File (.svf) for Target Device ; Off ; Off ;
|
| 62 |
|
|
; Generate In System Configuration File (.isc) for Target Device ; Off ; Off ;
|
| 63 |
|
|
; Generate a JEDEC STAPL Format File (.jam) for Target Device ; Off ; Off ;
|
| 64 |
|
|
; Generate an uncompressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off ; Off ;
|
| 65 |
|
|
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On ; On ;
|
| 66 |
|
|
; Generate Serial Vector Format File (.svf) For Configuration Device ; Off ; Off ;
|
| 67 |
|
|
; Generate In System Configuration File (.isc) For Configuration Device ; Off ; Off ;
|
| 68 |
|
|
; Generate a JEDEC STAPL Format File (.jam)For Configuration Device ; Off ; Off ;
|
| 69 |
|
|
; Generate an uncompressed Jam STAPL Byte Code 2.0 File (.jbc) For Configuration Device ; Off ; Off ;
|
| 70 |
|
|
; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) For Configuration Device ; On ; On ;
|
| 71 |
|
|
; Generate Hexadecimal (Intel-format) Output File (.hexout) For Configuration Device ; Off ; Off ;
|
| 72 |
|
|
; Generate compressed bitstreams ; on ; on ;
|
| 73 |
|
|
; Compression mode ; Off ; Off ;
|
| 74 |
|
|
; Clock source for configuration device ; Internal ; Internal ;
|
| 75 |
|
|
; Clock frequency of the configuration device ; 10 MHz ; 10 MHz ;
|
| 76 |
|
|
; Divide clock frequency by ; 1 ; 1 ;
|
| 77 |
|
|
; JTAG user code for target device ; Ffffffff ; Ffffffff ;
|
| 78 |
|
|
; Auto user code ; off ; off ;
|
| 79 |
|
|
; Use configuration device ; On ; On ;
|
| 80 |
|
|
; Configuration device ; Auto ; Auto ;
|
| 81 |
|
|
; JTAG user code for configuration device ; Ffffffff ; Ffffffff ;
|
| 82 |
|
|
; Configuration device auto user code ; off ; off ;
|
| 83 |
|
|
; Auto-increment JTAG user code for multiple configuration devices ; On ; On ;
|
| 84 |
|
|
; Generate Tabular Text File (.ttf) For Target Device ; Off ; Off ;
|
| 85 |
|
|
; Generate Raw Binary File (.rbf) For Target Device ; Off ; Off ;
|
| 86 |
|
|
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off ; Off ;
|
| 87 |
|
|
; Hexadecimal Output File start address ; 0 ; 0 ;
|
| 88 |
|
|
; Hexadecimal Output File count direction ; Up ; Up ;
|
| 89 |
|
|
; Release clears before tri-states ; off ; off ;
|
| 90 |
|
|
; Auto-restart configuration after error ; On ; On ;
|
| 91 |
|
|
+---------------------------------------------------------------------------------------+----------+---------------+
|
| 92 |
|
|
|
| 93 |
|
|
|
| 94 |
|
|
+-----------------------------+
|
| 95 |
|
|
; Assembler Generated Files ;
|
| 96 |
|
|
+-----------------------------+
|
| 97 |
|
|
; File Name ;
|
| 98 |
|
|
+-----------------------------+
|
| 99 |
|
|
; F:/yacc/syn/altera/yacc.sof ;
|
| 100 |
|
|
; F:/yacc/syn/altera/yacc.pof ;
|
| 101 |
|
|
+-----------------------------+
|
| 102 |
|
|
|
| 103 |
|
|
|
| 104 |
|
|
+-------------------------------------------------------+
|
| 105 |
|
|
; Assembler Device Options: F:/yacc/syn/altera/yacc.sof ;
|
| 106 |
|
|
+----------------+--------------------------------------+
|
| 107 |
|
|
; Option ; Setting ;
|
| 108 |
|
|
+----------------+--------------------------------------+
|
| 109 |
|
|
; Device ; EP1C12Q240C6 ;
|
| 110 |
|
|
; JTAG usercode ; 0xFFFFFFFF ;
|
| 111 |
|
|
; Checksum ; 0x004338A4 ;
|
| 112 |
|
|
+----------------+--------------------------------------+
|
| 113 |
|
|
|
| 114 |
|
|
|
| 115 |
|
|
+-------------------------------------------------------+
|
| 116 |
|
|
; Assembler Device Options: F:/yacc/syn/altera/yacc.pof ;
|
| 117 |
|
|
+----------------+--------------------------------------+
|
| 118 |
|
|
; Option ; Setting ;
|
| 119 |
|
|
+----------------+--------------------------------------+
|
| 120 |
|
|
; Device ; EPCS4 ;
|
| 121 |
|
|
; JTAG usercode ; 0xFFFFFFFF ;
|
| 122 |
|
|
; Checksum ; 0x067B7A51 ;
|
| 123 |
|
|
+----------------+--------------------------------------+
|
| 124 |
|
|
|
| 125 |
|
|
|
| 126 |
|
|
+--------------------+
|
| 127 |
|
|
; Assembler Messages ;
|
| 128 |
|
|
+--------------------+
|
| 129 |
|
|
Info: *******************************************************************
|
| 130 |
|
|
Info: Running Quartus II Assembler
|
| 131 |
|
|
Info: Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Web Edition
|
| 132 |
|
|
Info: Processing started: Thu Apr 14 20:59:05 2005
|
| 133 |
|
|
Info: Command: quartus_asm --lower_priority --import_settings_files=off --export_settings_files=off yacc -c yacc
|
| 134 |
|
|
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
|
| 135 |
|
|
Info: Processing ended: Thu Apr 14 20:59:31 2005
|
| 136 |
|
|
Info: Elapsed time: 00:00:27
|
| 137 |
|
|
|
| 138 |
|
|
|
