1 |
2 |
tak.sugawa |
Release 7.1i - Bitgen H.38
|
2 |
|
|
Copyright (c) 1995-2005 Xilinx, Inc. All rights reserved.
|
3 |
|
|
Loading device for application Rf_Device from file '3s200.nph' in environment
|
4 |
|
|
E:/Xilinx7.1.
|
5 |
|
|
"s3_vsmpl" is an NCD, version 3.1, device xc3s200, package ft256, speed -4
|
6 |
|
|
Opened constraints file s3_vsmpl.pcf.
|
7 |
|
|
|
8 |
|
|
WED 13 APR 22:28:51 2005
|
9 |
|
|
E:/Xilinx7.1/bin/nt/bitgen.exe -intstyle ise -w -g DebugBitstream:No -g Binary:no -g CRC:Enable -g ConfigRate:6 -g CclkPin:PullUp -g M0Pin:PullUp -g M1Pin:PullUp -g M2Pin:PullUp -g ProgPin:PullUp -g DonePin:PullUp -g TckPin:PullUp -g TdiPin:PullUp -g TdoPin:PullUp -g TmsPin:PullUp -g UnusedPin:PullDown -g UserID:0xFFFFFFFF -g DCIUpdateMode:AsRequired -g StartUpClk:CClk -g DONE_cycle:4 -g GTS_cycle:5 -g GWE_cycle:6 -g LCK_cycle:NoWait -g Security:None -g DonePipe:No -g DriveDone:No s3_vsmpl.ncd
|
10 |
|
|
|
11 |
|
|
Summary of Bitgen Options:
|
12 |
|
|
+----------------------+----------------------+
|
13 |
|
|
| Option Name | Current Setting |
|
14 |
|
|
+----------------------+----------------------+
|
15 |
|
|
| Compress | (Not Specified)* |
|
16 |
|
|
+----------------------+----------------------+
|
17 |
|
|
| Readback | (Not Specified)* |
|
18 |
|
|
+----------------------+----------------------+
|
19 |
|
|
| CRC | Enable** |
|
20 |
|
|
+----------------------+----------------------+
|
21 |
|
|
| DebugBitstream | No** |
|
22 |
|
|
+----------------------+----------------------+
|
23 |
|
|
| ConfigRate | 6** |
|
24 |
|
|
+----------------------+----------------------+
|
25 |
|
|
| StartupClk | Cclk** |
|
26 |
|
|
+----------------------+----------------------+
|
27 |
|
|
| DCMShutdown | Disable* |
|
28 |
|
|
+----------------------+----------------------+
|
29 |
|
|
| DCIUpdateMode | AsRequired** |
|
30 |
|
|
+----------------------+----------------------+
|
31 |
|
|
| CclkPin | Pullup** |
|
32 |
|
|
+----------------------+----------------------+
|
33 |
|
|
| DonePin | Pullup** |
|
34 |
|
|
+----------------------+----------------------+
|
35 |
|
|
| HswapenPin | Pullup* |
|
36 |
|
|
+----------------------+----------------------+
|
37 |
|
|
| M0Pin | Pullup** |
|
38 |
|
|
+----------------------+----------------------+
|
39 |
|
|
| M1Pin | Pullup** |
|
40 |
|
|
+----------------------+----------------------+
|
41 |
|
|
| M2Pin | Pullup** |
|
42 |
|
|
+----------------------+----------------------+
|
43 |
|
|
| ProgPin | Pullup** |
|
44 |
|
|
+----------------------+----------------------+
|
45 |
|
|
| TckPin | Pullup** |
|
46 |
|
|
+----------------------+----------------------+
|
47 |
|
|
| TdiPin | Pullup** |
|
48 |
|
|
+----------------------+----------------------+
|
49 |
|
|
| TdoPin | Pullup** |
|
50 |
|
|
+----------------------+----------------------+
|
51 |
|
|
| TmsPin | Pullup** |
|
52 |
|
|
+----------------------+----------------------+
|
53 |
|
|
| UnusedPin | Pulldown** |
|
54 |
|
|
+----------------------+----------------------+
|
55 |
|
|
| GWE_cycle | 6** |
|
56 |
|
|
+----------------------+----------------------+
|
57 |
|
|
| GTS_cycle | 5** |
|
58 |
|
|
+----------------------+----------------------+
|
59 |
|
|
| LCK_cycle | NoWait** |
|
60 |
|
|
+----------------------+----------------------+
|
61 |
|
|
| Match_cycle | Auto* |
|
62 |
|
|
+----------------------+----------------------+
|
63 |
|
|
| DONE_cycle | 4** |
|
64 |
|
|
+----------------------+----------------------+
|
65 |
|
|
| Persist | No* |
|
66 |
|
|
+----------------------+----------------------+
|
67 |
|
|
| DriveDone | No** |
|
68 |
|
|
+----------------------+----------------------+
|
69 |
|
|
| DonePipe | No** |
|
70 |
|
|
+----------------------+----------------------+
|
71 |
|
|
| Security | None** |
|
72 |
|
|
+----------------------+----------------------+
|
73 |
|
|
| UserID | 0xFFFFFFFF** |
|
74 |
|
|
+----------------------+----------------------+
|
75 |
|
|
| ActivateGclk | No* |
|
76 |
|
|
+----------------------+----------------------+
|
77 |
|
|
| ActiveReconfig | No* |
|
78 |
|
|
+----------------------+----------------------+
|
79 |
|
|
| PartialMask0 | (Not Specified)* |
|
80 |
|
|
+----------------------+----------------------+
|
81 |
|
|
| PartialMask1 | (Not Specified)* |
|
82 |
|
|
+----------------------+----------------------+
|
83 |
|
|
| PartialMask2 | (Not Specified)* |
|
84 |
|
|
+----------------------+----------------------+
|
85 |
|
|
| PartialGclk | (Not Specified)* |
|
86 |
|
|
+----------------------+----------------------+
|
87 |
|
|
| PartialLeft | (Not Specified)* |
|
88 |
|
|
+----------------------+----------------------+
|
89 |
|
|
| PartialRight | (Not Specified)* |
|
90 |
|
|
+----------------------+----------------------+
|
91 |
|
|
| IEEE1532 | No* |
|
92 |
|
|
+----------------------+----------------------+
|
93 |
|
|
| Binary | No** |
|
94 |
|
|
+----------------------+----------------------+
|
95 |
|
|
* Default setting.
|
96 |
|
|
** The specified setting matches the default setting.
|
97 |
|
|
|
98 |
|
|
Running DRC.
|
99 |
|
|
WARNING:PhysDesignRules:367 - The signal
|
100 |
|
|
signal does not drive any load pins in the design.
|
101 |
|
|
WARNING:PhysDesignRules:367 - The signal
|
102 |
|
|
signal does not drive any load pins in the design.
|
103 |
|
|
WARNING:PhysDesignRules:367 - The signal
|
104 |
|
|
signal does not drive any load pins in the design.
|
105 |
|
|
WARNING:PhysDesignRules:367 - The signal is incomplete. The
|
106 |
|
|
signal does not drive any load pins in the design.
|
107 |
|
|
WARNING:PhysDesignRules:367 - The signal is incomplete. The
|
108 |
|
|
signal does not drive any load pins in the design.
|
109 |
|
|
DRC detected 0 errors and 5 warnings.
|
110 |
|
|
Creating bit map...
|
111 |
|
|
Saving bit stream in "s3_vsmpl.bit".
|
112 |
|
|
Bitstream generation is complete.
|