URL
https://opencores.org/ocsvn/yacc/yacc/trunk
[/] [yacc/] [trunk/] [syn/] [xilinx/] [s3_vsmpl.drc] - Blame information for rev 4
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
2 |
tak.sugawa |
WARNING:PhysDesignRules:367 - The signal _IBUF> is incomplete. The
|
| 2 |
|
|
signal does not drive any load pins in the design.
|
| 3 |
|
|
WARNING:PhysDesignRules:367 - The signal _IBUF> is incomplete. The
|
| 4 |
|
|
signal does not drive any load pins in the design.
|
| 5 |
|
|
WARNING:PhysDesignRules:367 - The signal _IBUF> is incomplete. The
|
| 6 |
|
|
signal does not drive any load pins in the design.
|
| 7 |
|
|
WARNING:PhysDesignRules:367 - The signal is incomplete. The
|
| 8 |
|
|
signal does not drive any load pins in the design.
|
| 9 |
|
|
WARNING:PhysDesignRules:367 - The signal is incomplete. The
|
| 10 |
|
|
signal does not drive any load pins in the design.
|
| 11 |
|
|
DRC detected 0 errors and 5 warnings.
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
